A Novel Power Conversion Approach for Single Phase Systems by AL-ZUBAIDI, SAIF THAMER FADHIL
A Novel Power Conversion Approach
for Single Phase Systems
Saif AL-Zubaidi
Ph.D
30th November, 2015
Copyright c©2015 Saif AL-Zubaidi
This copy of the thesis has been supplied on condition that anyone who consults it
is understood to recognise that its copyright rests with its author and that no quota-
tion from the thesis and no information derived from it may be published without the
author's prior consent.
This thesis is dedicated to
My mother, who sacriﬁced a lot for me and inspired me the meaning of
sacriﬁce and success
The memory of my father, who taught me the truth of life
My wife, who is the source of happiness in my life and my companion to the
way of success
My children, who make my life full of beauty
To all people who I love
RESEARCH
DEGREES
WITH
PLYMOUTH
UNIVERSITY
A Novel Power Conversion Approach
for Single Phase Systems
by
SAIF AL-ZUBAIDI
A thesis submitted to Plymouth University
in partial fulﬁlment for the degree of
DOCTOR OF PHILOSOPHY
School of Computing and Mathematics
Faculty of Science and Technology
Plymouth University, UK
30th November, 2015
Acknowledgements
First and foremost, I am grateful to Allah for his blessings and conciliation through-
out my research work.
I would like to express my deepest appreciation to all those who helped and supported
me in my research.
I would like to express my sincerest gratitude to my ﬁrst supervisor Mohammed Zaki
Ahmed, who gave me his care, full support, excellent guidance, patience, and encourage-
ment. This work would not be possible without his guidance and persistent help.
My second supervisor, Paul Davey, thanks a lot for the valuable comments and useful
discussions which helped me to present my work in a better way.
I am also grateful to the Iraqi Ministry of Higher Education and Scientiﬁc Research
MOHESR and the Martyrs Establishment for the ﬁnancial support.
I take this opportunity to express my gratitude to all members of the Electrical Engi-
neering Department, College of Engineering, Al-Mustansiriya University for their help
and support and specially Dr. Kassim, Dr. Isaam, Dr. Adheed, and Dr. Salah.
I would like to thank all Iraqi friends and colleagues at Plymouth University especially
Salah, Bashar, Nadia for their support which made me I do not feel loneliness and alien-
ation.
Finally, I would like to express my deepest love and appreciation to my family for their
moral support. They were a source of inspiration for me. They gave me the strength
and patience at all times.
i
Author's Declaration
At no time during the registration for the degree of Doctor of Philosophy has the author
been registered for any other university award without prior agreement of the Graduate
Sub-Committee.
Work submitted for this research degree at the Plymouth University has not formed part
of any other degree either at Plymouth University or at another establishment.
This study was ﬁnanced by the Iraqi Ministry of Higher Education and Scientiﬁc Re-
search MOHESR and the Martyrs Establishment-Iraq.
A programme of advanced study was undertaken, which included the extensive reading
of literature relevant to the research project and attendance of international conferences
on power electronics.
The author has presented papers in the following international conferences:
1. IEEE IFEEC 2013, The First International Future Energy Electronics Conference,
Tainan, Taiwan, November 2013.
2. IEEE COMPEL 2014, The Fifteenth IEEE Workshop on Control and Modelling
for Power Electronics, Santander, Spain, June 2014.
3. IEEE PEDG 2015, The Sixth International Symposium on Power Electronics for
Distributed Generation Systems, Aachen, Germany, June 2015.
Word count of main body of thesis: 55307
Signed · · · · · · · · · · · · · · · · · · · · · · · · · · · · · ·
Date · · · · · · · · · · · · · · · · · · · · · · · · · · · · · ·
ii
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Single Phase Systems
Saif AL-Zubaidi
Abstract
A novel single phase rectiﬁcation technique with a new architecture and control
scheme is proposed. The new rectiﬁer consists of switched capacitor branch in paral-
lel with the diode bridge rectiﬁer. The switched capacitor branch includes a capacitor
and a bidirectional switch arranged in series so the switch can control the charging and
discharging of the capacitor. The control strategy is carefully designed to ensure the
output voltage of the rectiﬁer is above a chosen threshold level and to maintain high
input power factor with reduced line current harmonics. Circuit conﬁguration, design
parameters, principles of operation and the mathematical analysis are presented. The
new architecture provides a reduction in the size of the DC side capacitor. This reduc-
tion can be as low as less than 10% of the size of the typical smoothing capacitor in the
conventional single phase rectiﬁer. The proposed concept is veriﬁed by the experimental
results over a range of case studies.
A novel buck-boost DC-DC converter architecture is also proposed. This converter
utilises the close inversely-coupled inductors topology in both its conversion stages (buck
and boost). The new converter aims to reduce the switching noise that usually accom-
panies the buck and boost circuits. This can be done by maintaining a continuous ﬂow
of current in both converter stages which results in a large reduction in the back e.m.f
induced in the main inductor and thus reduces the switching noise. The new converter
architecture also provides a unique design of the passive clamped circuit. This circuit is
used to recycle the leakage energies of the coupled inductors which results in an eﬃciency
improvement of the converter and to limit the voltage stress on the power switches. Cir-
cuit conﬁguration, principles of operation and the transfer function are presented. The
proposed concept is veriﬁed by the experimental and the simulated results of a range of
case studies. The highest achieved eﬃciency observed in the experiments was 97.7%.
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Chapter 1
Introduction
The demand for energy, particularly in electrical form is ever increasing in order to im-
prove the standard of the modern life. Power electronics has already found an important
place in modern technology and been used in wide range of applications.
Power electronics can be deﬁned as the application of solid-state electronics for the
control and conversion of electric power [1]. Power electronic systems convert electrical
energy from the form supplied by a source to the form required by a load. For example,
the part of a computer that takes the AC mains voltage and changes it into the 5 V DC
required by the logic chip is a power electronic circuit [2].
The main objectives of the power electronics is to process and control the ﬂow of
electrical power between a source and a load by supplying an optimally suited voltages
and currents for the connected loads [3].
This control involve not just changing the amount of the transmitted power, but it
may include changing the nature of the delivered power to the load as in AC to DC or
DC to AC conversion processes, or changing the frequency of the AC power as required
by the load. [4].
Power electronics has developed rapidly in recent years due to the development of
the solid-state electronics devices that are able to switch large currents and withstand
large voltages [5].
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As the voltage and current ratings and switching characteristics of power semicon-
ductor devices keep improving, the range of applications continue to expand in diﬀerent
areas from hundreds of megawatts down to a few watts for domestics applications. lamp
controls; power supplies; industrial drives; transportation; energy storage and electric
power transmission and distribution are some of these applications [1, 3].
In any power conversion process the small energy loss and hence high eﬃciency power
conversion is important because of the extra cost of supplying lost energy and the dif-
ﬁculty to get rid of the generated heat by dissipation to air [3]. Although the cost of
energy is subject of interest, the most unpleasant consequence of heat generation is that,
it must be removed from the system. This consideration imposes the size and weight
limits on the power electronic equipment [2].
A power electronic system consists of much more than a power circuit. The block
diagram of a typical system is shown in ﬁgure 1.1.
Control
Circuit
Power Electronic System
Feedback
LoadOutputFilterPower CircuitFilter
Input
Switch
Drives
Utility AC Supply
Network
Figure 1.1: Block Diagram of Power Electronic System
Switching may create waveforms with harmonics that may be undesirable because
they interfere with proper operation of the load or other equipment, so ﬁlters are often
employed at the inputs and outputs of the power circuit. The system load which may be
electrical or electromechanical is controlled via the feedback signal to the control circuit.
The control circuit processes the feedback signal and drives the switches in the power
circuit according to the demand of the load [2].
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1.1 Deﬁnitions
Some deﬁnitions widely used in power electronics are listed below
Peak
This is the maximum value attained by any waveform (voltage, current or power) [6].
Average
This is the DC component in the waveform and is described by the following equation
for a periodic waveform v(t) of period T .
Vav =
1
T
∫ T
0
v(t) dt (1.1)
Root Mean Square (rms)
The rms value is the eﬀective value of a waveform and relates to the power in the
waveform. The rms value for a wave v(t) with a period of T is given by equation (1.2).
Vrms =
√
1
T
∫ T
0
(v(t))2 dt (1.2)
Ripple Factor
This is the ratio of the rms value to the absolute value of the DC component of a
waveform [6].
rf =
√
(V 2rms − V 2av)
Vav
(1.3)
Form Factor
This is the ratio of the rms value to the average value of a waveform [6].
ff =
Vrms
Vav
(1.4)
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Crest Factor
This is the ratio of the peak value to the rms value of a waveform [6].
cf =
Vpeak
Vrms
(1.5)
Total Harmonic Distortion THD
It is normally deﬁned for current and it is the ratio of the sum of the rms values of all
harmonics components to the rms value of the current at the fundamental frequency [6].
THD =
∑
IrmsHarmonics
IrmsFundamental
(1.6)
Power
It is the rate of ﬂow of the energy and normally refers to the average or real power. It
can be deﬁned for a given voltage v(t) and current i(t) as
Pav =
1
T
∫ T
0
v(t) · i(t) dt (1.7)
Apparent Power or Volt-Amperes
This is the product of the rms voltage and the rms current [6].
Pva = Vrms · Irms (1.8)
Power Factor
This is the ratio of the average power ﬂowing to the load, to the apparent power in the
circuit [6].
pf =
Pav
Pva
(1.9)
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Volt-Ampere Reactive
This is the power ﬂowing into the reactive loads [6].
Qva =
√
P 2va − P 2av (1.10)
Displacement Angle
This is the angle between the fundamental component of the input current and the input
voltage [6]. It can be denoted by φd.
Displacement Factor
This is the cosine of the displacement angle [6].
dispf = cos(φd) (1.11)
Distortion Factor
This is the ratio of the power factor to the displacement factor [6].
distf =
pf
dispf
(1.12)
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1.2 Introduction to Rectiﬁer Circuits
The rectiﬁer circuit is the workhorse of the power electronic circuits, it links an AC
supply to a DC load by converting an alternating voltage from the supply to a direct
voltage to the load [7]. The obtained DC voltage is not normally level as from a battery,
it contains an alternating ripple component imposed on the mean level [4]. The type of
load connected to the rectiﬁer terminals has an important eﬀect on the behaviour of the
circuit and on the imposed duty of the rectiﬁer elements. For example, the load may be
a pure resistive, capacitive or inductive, or it may consist of combination of resistance,
inductance and capacitance. Each type of load provides diﬀerent requirements in the ap-
plication of the rectiﬁer circuit. A study of the relations between the current and voltage
waveforms in typical rectiﬁer circuits with diﬀerent loading conditions is demonstrated
in many handbook of power electronics. This study leads to more understanding of the
circuits behaviour [1, 3, 8].
Various circuit architectures are described in this section, although all give a DC
output, but they diﬀer in regards to the AC ripple at the output, the average voltage
level, eﬃciency and their loading eﬀects on the AC supply [2, 4].
Rectiﬁers are usually considered in two groups, half-wave rectiﬁers where current is
drawn from the supply during one half of the cycle and full-wave rectiﬁers where both
positive and negative half cycles are utilised. The basic single phase half wave rectiﬁer
circuit is shown in ﬁgure 1.2.
Load
AC Source
Figure 1.2: A Single Phase Half-Wave Rectiﬁer
However, except at very low power levels, half wave rectiﬁers are very rarely used [5].
This is to some extent because its output voltage contains ripple at the AC input fre-
quency, which makes ﬁltering more diﬃcult than for other circuits having ripple frequen-
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cies that are multiples of the input frequency, but more seriously, the DC load current
ﬂows in the secondary of the input transformer. Unless this transformer is designed
to carry DC, which is unusual, this may cause saturation of the transformer core with
associated power loss and distortion of the voltage waveform. Hence, half wave rectiﬁer
will be not considered any further [2, 5].
There are two basic full-wave rectiﬁer circuits, the tapped transformer and the bridge
rectiﬁer [1]. The circuit diagram of both circuits are shown in ﬁgures 1.3 and 1.4 respec-
tively.
Load
AC Source
Figure 1.3: A Single Phase Centre-Tapped Transformer Full-Wave Rectiﬁer
AC Source
Diode Bridge
Load
Figure 1.4: A Single Phase Full-Wave Bridge Rectiﬁer
The two circuits will produce the same voltage and current waveforms, but there are
two diﬀerences. For the bridge rectiﬁer circuit which is commonly used in industrial
applications, the load current always ﬂows through two diodes eﬀectively in series.
The load voltage will therefore be less than the source voltage by the voltage lost
across the two forward-biased diodes. The maximum inverse voltage applied to the
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reverse biased diodes is the peak applied voltage [9]. This will reduce the eﬃciency
particularly at low voltage purposes. The tapped transformer rectiﬁer has only one
diode carrying current during either half cycle, but the maximum reverse voltage across
the reverse biased diode ( the diode not carrying current), will be a value of twice the
peak load voltage [5]. The single phase full-wave rectiﬁer with a sinusoidal voltage source
will produce a load voltage like a train of positive sinusoidal half cycles waveform while
what's required is a level voltage. To achieve this, the ripple energy must be stored in
a ﬁlter between the rectiﬁer and the load. This can be implemented by using an energy
storage device which is often a capacitor. The circuit diagram of single phase full-wave
bridge rectiﬁer with a capacitor at the load side is shown in ﬁgure 1.5. The capacitor
stores energy while the rectiﬁer voltage is near its peak and then supplies the load current
for the rest of the cycle. For this reason it is usually called a reservoir − capacitor.
C
AC Source
Load
Diode Bridge
Figure 1.5: A Single Phase Full-Wave Bridge Rectiﬁer with Capacitor Filter
The simplicity in construction, low cost, and the reliability of this rectiﬁer makes it
widespread and widely used in domestic and industrial applications.
The main drawback of this design is the pulsating line current, which has a small
duration, with a surge value. This current results in a large harmonics injected to the
utility AC networks. The high content of harmonics in the line current of the rectiﬁer is
responsible for exposing the utility AC networks to a poor power factor and signiﬁcant
increase in losses and thus reduces the power networks eﬃciency.
To clarify, the work of full-wave rectiﬁer with capacitor ﬁlter, consider the following
full-wave rectiﬁer with an AC supply voltage of 220V and transformer winding ratio of
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18 : 1. The load voltage waveform for this rectiﬁer without capacitor is shown in ﬁgures
1.6, while load voltage waveform with a capacitor is shown in ﬁgure1.7.
Figure 1.6: Load Voltage without DC Side Capacitor
Figure 1.7: Load Voltage with DC Side Capacitor
In order to calculate where the exponential waveform (Me− x
τ
) intersects the sinusoidal
waveform with amplitude of M, the following equation needs to be solved. Where τ =
C ·R is the time constant of the CR network.
Me−
x
τ = −Mcos(2pifx) (1.13)
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Or
e−
x
τ + cos(2pifx) = 0 (1.14)
This equation can be sketched with an amplitude of M as shown in ﬁgure 1.8
Figure 1.8: Sketch of Equation (1.14)
Where, α is normally speciﬁed as the conduction angle. In this ﬁgure, α can be
obtained from the location of intersect of two curves and then can be derived from x.
However the solution of x results in the value of α being in a time quantity (αtime), this
can be converted eventually to an angle using the following relationships.
αtime = x− 1
4f
(1.15)
α = αtime2pif (1.16)
An analytical solution for equation (1.14) is done as a part of teaching [6] in Plymouth
university is shown in ﬁgure 1.9.
Thus for a given C, R and f , the conduction angle α can be derived. This conduction
angle determines the average DC voltage across the load; the ripple and the input current.
10
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Figure 1.9: Nomogram for Solving Equation (1.14)
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The average value of the load voltage can be obtained from ﬁgure 1.8 and applying
the deﬁnition of average which is given in equation (1.1). The exact solution can be
obtained as follows
Vaverage =
1
Period
∫ Period
0
v(t) dt (1.17)
=
1
1
2f
[∫ α
4pif
+ 1
4f
0
Me−
t
τ dt−
∫ 1
2f
α
4pif
Mcos(2pift) dt
]
(1.18)
= 2fM
[
−τ
[
e−
t
τ
] α
4pif
+ 1
4f
0
− 1
2pif
[sin(2pift)]
1
2f
α
4pif
+ 1
4f
]
(1.19)
Vaverage = M
[
2fτ(1− e−( α4pif+ 14f )/τ ) + cos(α)
pi
]
(1.20)
For most practical systems a straight line approximation is used to calculate the value
of the average voltage. Figure 1.10 shows the sketch of equation (1.14) with straight line
approximation.
Figure 1.10: Sketch of Equation (1.14) with Straight Line Approximation
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This results in
Vaverage =
1
2
(M +Me−x/τ ) (1.21)
=
M
2
(1 + e−x/τ ) (1.22)
x =
α
2pif
+
1
4f
(1.23)
Or
Vaverage =
1
2
(M −Mcos(2pifx)) (1.24)
=
M
2
(1 + sin(α)) (1.25)
For the above example, let τ = 0.01s, f = 50Hz, M = 15.8V . For a given values of
M,C,R and f , the value of α can be determined and it was 30◦ in this case. Using the
exact expression of Vaverage in (1.20), the value of the average voltage is found 12.01V ,
while with the approximation expression (1.25) is found Vaverage = 11.85V .
AC Side Current Analysis
Once the diodes of the bridge rectiﬁer start conducting, the mains current starts ﬂowing
in the circuit and the transformer output connected to the load via the DC side of
the rectiﬁer. For the case of pure resistive load connected to the bridge rectiﬁer with
a reservoir capacitor, this load actually consists of a resistor (load) in parallel with a
capacitor (reservoir capacitor). Thus the current drawn from the transformer is given
by (1.26).
iload =
Mcos(2pift)
Zload
(1.26)
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Zload =
R 1
j2pifC
R + 1
j2pifC
=
R
1 + j2pifCR
(1.27)
The load current results in a complex quantity, this current waveform is normally
approximated as a square waveform with an amplitude equal to the average of the wave
described by equation (1.26).
The capacitor of capacitance C charging from Vmin = MSin(α) to Vmax = M , results
in a charge of C · (Vmax−Vmin). The charge accumulated by the capacitor divided by the
time it takes for the capacitor voltage to rise, gives the capacitor charge current. From
ﬁgure 1.10, the time taken by the capacitor to charge tc is given by (1.28).
tc =
1
4f
− α
2pif
(1.28)
Where, α is in radians. If α is in degree, then replace 2pi with 360.
Thus the capacitor charging current is approximately given by (1.29).
Icharge =
C(Vmax − Vmin)
tc
(1.29)
The amplitude of the square current waveform is the sum of the capacitor charging
current and the average load current.
Thus the amplitude of the square current waveform taken from the transformer (Is)
is given by the below expression.
Is =
C(Vmax − Vmin)
tc
+
Vaverage
R
(1.30)
Imains =
Is
N
(1.31)
This equation is based on the straight line approximation of the charging phase. The
current taken from the mains Imains is a square waveform with peak amplitude smaller
than the transformer current Is by a factor equal to the transformer turns ratio N .
14
Chapter: 1 Section: 1.2
The generic waveforms of the supply voltage and the line current of the single phase
rectiﬁer system with a capacitor ﬁlter on the DC side are shown in ﬁgure 1.11.
0.005 0.010 0.015 0.020
Time
-15
-10
-5
5
10
15
Voltage
Current
Current
Voltage
Figure 1.11: Generic Supply Voltage and the Line Current Waveforms of the Single
Phase Bridge Rectiﬁer with Capacitor Filter
This current and through its surge value can result in a large amount of harmonics on
the AC side of the rectiﬁer and thus reducing the power networks capability to manage
loads. It is likely, particularly for medium and high power applications, the summation
of these surge currents (non-linear loads) for a speciﬁc load zone causes a system failure
and service interruption due to the actions of protection circuits. This current also can
lead to the unbalancing situation in three-phase systems, which is considered to be one
of the most serious cases facing the power networks.
Harmonics are considered the source of many problems facing the safe and stable op-
eration of the AC networks. They are responsible for a signiﬁcant increase of losses in the
transmission and distribution power networks due to the harmonic currents. Harmonic
currents in this design can reach a considerable values from the fundamental component
of the rectiﬁer current (speciﬁcally for the low order harmonic components) and thus
exposing the utility AC networks to low input power factor due to the large harmonic
distortion.
Harmonics produce an EMI which is detrimental for the communications systems and
radio signal control networks.
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Harmonics play a key role in determining the validity of any system in terms of the
harmonics content, and how much matching the harmonics content of any system to
the standard harmonics restrictions at a certain power level. they are also speciﬁed in
immunity standards and their reduction is a key to reduce noise in the power networks.
1.3 Introduction to Power Supplies
The simple rectiﬁer circuits presented in section 1.2 are examples for unregulated power
supplies. The load voltage will change in accordance to the changes in supply voltage
or the load current. In order to stabilise the load voltage, another set of arrangement
has to be added between the rectiﬁcation stage and the load. The function of the new
conﬁguration is to keep the load voltage constant at a desired level with a small margin
of voltage ripple across the load. Normally this task can be done either with a linear
regulator or with a DC-DC converter depending on the kind of the application. In case
of the linear regulator has been used then the power supply known as a linear power
supply. When a DC-DC converter is used to regulate the voltage then the power supply
known as switching power supply (or commonly known as switched-mode power supply).
In both cases the function of the power supply is to convert an AC power to a DC power
at a desired output level.
1.3.1 Linear Power Supplies
Linear power supplies consist of a rectiﬁer and linear regulator. Linear regulator is an
electronic regulator in which the voltage or current is controlled using transistors and
other active devices as variable impedance elements. Usually regulators are designed
to provide a constant load voltage as this is required for most electronic equipment.
Regulators may also be used to stabilize the current where this is required by the load [5].
Regulators can be divided into two groups, shunt and series. The shunt regulator
has a variable impedance element in parallel with the load. The circuit diagram of the
shunt regulator is shown in 1.12. The element diverts current from the load and the load
16
Chapter: 1 Section: 1.3
voltage then can be controlled by varying the amount of the diverted current. The series
regulator has a variable impedance element connected in series between the supply and
the load. The circuit diagram of the series regulator is shown in 1.13. The voltage across
the load is sensed and the impedance of the series element varied in accordance to keep
the load voltage constant.
Load
Vin
Regulator
Linear
Figure 1.12: Shunt Regulator
Load
Linear
Regulator
Vin
Figure 1.13: Series Regulator
This kind of power supplies provide only a step-down DC voltage from the average
input voltage. There is always a voltage drop across the linear regulator and a power
loss associated with this voltage drop. The loss of energy in the regulator becomes very
signiﬁcant when a lot of current is drawn from the power supply and thus the switching
power supply becomes the better choice [6].
Linear supplies have the following advantages over switching power supplies [10].
• Linear supplies provide a smoother output and they are cheap for low power ap-
plications.
• Simpler in design and circuit complexity is low.
• Linear supplies are produce less electrical and electromagnetic interferences, as
there is no high frequency switching noise or EMI.
However, except where power is low and eﬃciency is not important, or where low
rate of noise and high stability are required, there is limited use of these kind of power
supplies.
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1.3.2 Switching Mode Power Supplies
Switching power supplies consist of a rectiﬁer and a DC-DC converter. The input into
the DC-DC converter is an unregulated DC power which is the output of the rectiﬁer
circuit. The function of the converter is to convert the unregulated DC input into a
regulated DC output at a desired output level [3].
DC-DC converters utilize one or more switches to transform DC voltage from one
level to another and they are more eﬃcient compared to the linear regulators. They are
observing the voltage at the load side and switch in the rectiﬁer if the voltage drops
below a lower threshold and switch out the rectiﬁer when the voltage exceeds an upper
threshold [6]. They can provide outputs which they are equal to; lower than; higher
than or with reversed polarity to the inputs [11]. These converters have many circuit
conﬁgurations and thus it is not possible to consider all of these circuits in this section.
There are three basic types of converters, step-down mode (buck); step-up mode (boost)
and the step-up-down mode (buck-boost). They diﬀer in the way that the magnetic
elements are operated and each of them has its own unique features.
Step-Down or Buck Converter
As the name implies, a step-down converter produces a lower average output voltage
than the average input voltage [3]. The circuit conﬁguration of the step-down converter
is shown in ﬁgure 1.14.
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Figure 1.14: Step-Down or Buck Converter
The series switch S is turned on and oﬀ within a switching period of T and duty ratio
ofD. The free-wheeling diode provides an alternative path for the current in the inductor
L when the switch is turned oﬀ. The capacitor C across the load ensures that the load
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voltage is relatively constant [5]. In order to clarify the operation of this converter, the
following assumptions have been made
1. The input voltage is always higher the output voltage (Vin > Vout), and Vin is the
average rectiﬁed voltage.
2. The output voltage Vout is not isolated from the input voltage Vin.
3. The inductor current does not fall to zero (the operation of the converter is in CCM
only).
4. The magnetic ﬁeld in the inductor does not saturate.
5. The capacitor current rises and falls in order to balance the diﬀerence between the
inductor current and the load current.
The principle of operation of the buck converter can be divided into two states with
two periods.
These periods can be deﬁned as ton when the switch is turned on and toff when the
switch is oﬀ. The sum of these two periods referred to the switching period T . Then the
duty cycle (D) of the switch which controls the average output voltage can be deﬁned as
T = ton + toff (1.32)
D =
ton
T
(1.33)
• On State (0 < t ≤ ton)
This state begins when the switch is turned on at t = 0. The input current
with ascending tendency ﬂows through the inductor L and supplies the load and
the capacitor C. During this period, the energy is stored as an increase in the
magnetic ﬁeld of the inductor L. The capacitor C cannot store the energy as the
output voltage is relatively constant.
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Since the switch S is turned oﬀ for a very short time, then the input voltage can be
assumed as a DC voltage of value Vin, while the output voltage across the load can
be denoted as Vout. The voltage and current through the inductor L are related by
the following equation
Vinductor = L
di
dt
(1.34)
This means that,
Vin − Vout = Ldi
dt
(1.35)
The inductor current changes from imin to imax in the time period from t = 0
to t = ton and then the diﬀerential equation of (1.35) can be replaced with an
approximation as follows:
Vin − Vout = L(imax − imin)
ton
(1.36)
This results in
(imax − imin) = (Vin − Vout)
L
ton (1.37)
• Oﬀ State (ton < t ≤ (T − ton))
When the switch is turned oﬀ, the voltage at the input of the inductor L tries to
fall below zero (very large reverse voltage is induced in order to keep the current
ﬂow) and as a consequences of that, the diode is turned on and the input voltage of
the inductor is connected to ground assuming the voltage drop across the forward
biased diode is zero. This leads to the output voltage of the inductor L is Vout and
the inductor current decreases from its value of imax to imin at the end of toff .
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− Vout = L (imin − imax)
toff
(1.38)
(imax − imin) = Vout
L
toff (1.39)
For CCM of operation and at steady state conditions, the rise in inductor current
during the on state should equal to the fall in current during the oﬀ state. From (1.37)
and (1.39) can get
(Vin − Vout)
L
ton =
Vout
L
toff (1.40)
This results in
Vout =
ton
(ton + toff )
Vin = D Vin (1.41)
L
C VoutVOLTAGE
DC
INPUT
LOAD
Figure 1.15: On State Circuit Dia-
gram
L
C Vout LOAD
Figure 1.16: Oﬀ State Circuit Dia-
gram
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Figure 1.17: Inductor Current at
On State
Current
Time
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i−min
t−off
Figure 1.18: Inductor Current at
Oﬀ State
The ripple voltage can be determined by assuming the load current is constant and
the variation in the inductor current is balanced by the capacitor. The ripple voltage
can be obtained using the relationship between the voltage across the capacitor VPP
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and the capacitor current ic. Where, Vpp is the peak to peak ripple voltage across the
capacitor [6].
ic = C
dVpp
dt
(1.42)
Vpp =
1
C
∫
ic dt (1.43)
The peak of the capacitor current icmax is the average of the of the inductor current.
icmax =
(imax − imin)
2
(1.44)
By the substitution in equations (1.32), (1.33) and (1.39), results
icmax =
1
2
Vout
L
(1−D) T (1.45)
The approximate capacitor ripple voltage and current with the inductor current are
all shown in ﬁgure 1.19.
Figure 1.19: An Approximate Capacitor Ripple Voltage and Current with the Inductor
Current
The integral of the current waveform (the area under the curve) is the area of a
triangle with base of T/2 and height of icmax.
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Vpp =
1
C
· 1
2
· T
2
· icmax (1.46)
=
1
4C
· Vout
2L
· (1−D) T 2 (1.47)
=
1
8
· 1
LC
· Vout (1−D) T 2 (1.48)
= Vout · (1−D)
8LC
T 2 (1.49)
Using the following deﬁnitions
fs =
1
T
(1.50)
fc =
1
2pi
√
LC
(1.51)
Where, fs is the switching frequency, fc is the cut-oﬀ frequency of the chosen values of
L and C.
Vpp = Vout (1−D) pi
2
2
(
fc
fs
)2
(1.52)
From (1.52), it is clear that the load voltage ripple is independent of the load current
and it is determined by the output voltage; duty cycle; switching frequency and the
chosen values of L and C.
Boost Mode or Step-Up Converter
It is clear from the name of this converter, the output voltage is always higher than the
average input voltage [1].
The circuit conﬁguration of the step-up converter is shown in ﬁgure 1.20.
The operation of this converter can be also divided into two states (on and oﬀ state).
When the switch is closed (on state), the diode is being reversed biased and the load is
supplied completely from the capacitor. The current in the inductor increases and thus
the stored energy in the inductor is increased. When the switch is opened (oﬀ state),
the load receives the energy from the inductor and as well as from the supply [12].
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Figure 1.20: Step-Up or Boost Converter
Using similar way of analysis as in the buck converter, the output voltage can be
obtained as follows
Vout =
1
(1−D) Vin (1.53)
Where, D is the duty cycle of the switch.
The output voltage ripple can be determined by computing the voltage drop of the
CR network when the switch is on. This is identical to the set-up described in section
1.2. The following assumption can be made [6].
Vout ≈ Vmax e−
ton
2
CR (1.54)
Vmin = Vmax e
− ton
CR (1.55)
Vpp = Vmax − Vmin (1.56)
Vpp = Vout
(1− e− tonCR )
e−
ton
2CR
(1.57)
Under the assumption ton << CR, and using the mathematical series expansion of
the exponential function, the ﬁnal expression of the peak to peak ripple voltage Vpp can
be found as
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Vpp ≈ Vout ton
CR
(1.58)
Buck-Boost or Step-Up-Down Converter
The third type of the basic converter circuits is the buck-boost circuit. The main appli-
cation of this kind of converter is where a negative polarity output may be desired with
respect to the common terminal of the input voltage. The output voltage can be either
higher or lower than the input voltage [3]. The circuit conﬁguration is show in ﬁgure
1.21.
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Figure 1.21: Step-Up-Down Converter
In this converter, while the switch is turned on, the inductor current increases and
the energy is being stored in the inductor until the switch is turned oﬀ. When the
switch is turned oﬀ, the voltage across the inductor is reversed and the current in the
inductor continues to ﬂow. As a results of that the diode being forward biased and the
the inductor current is transferred to the load [5]. Using similar way of analysis as in
the buck and boost converters, the output voltage can be obtained as follows
Vout =
D
(1−D) Vin (1.59)
Where, D is the duty cycle of the switch.
25
Chapter: 1 Section: 1.3
Weinberg Boost Converter
Weinberg topology was invented in 1974. This boost converter is conﬁgured as a high
power and high eﬃciency for space applications [13]. It was designed essentially for
satellite power systems when battery power storage is required to supply a regulated
mains voltage. The circuit conﬁguration of Weinberg converter is shown in ﬁgure 1.22.
Load
L1
T
D2
D1
S1
L2
D3
T2
S2
Co
Input
T1
Voltage
DC
Figure 1.22: Weinberg Converter
Weinberg converter utilises the close-coupled inductors topology with a main inductor
which is divided into two identical parts before and after the common point of the closed
coupled inductors. This converter is designed to ensure a continuous output current
by providing an alternative (parallel) path for energy to ﬂow into the load side. The
principle of operation of this converter has two states:
• S1 or S2 switched On, forcing D2 or D3 respectively to be also On, while D1 is Oﬀ.
• S1 and S2 switched both Oﬀ, and D1 is On.
By control the operation of switches S1 and S2, the output voltage of the converter
can be controlled. The output voltage of Weinberg converter can be expressed as in
(1.60).
Vout = (1 +D) Vin (1.60)
Where, D is the duty cycle of switches S1 and S2.
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It is clear that the output voltage can reach any possible value between the input
voltage and twice the input voltage. This converter showed a reasonable performance
with respect to eﬃciency; reduced mass and power handling capability. A superior
power density with a high eﬃciency of more than 97% on the 100 kW class close-coupled
converter is demonstrated in [14].
1.4 Thesis Aims and Organisation
This thesis investigates the A.C to D.C power conversion in single phase systems. The
research consists mainly of two phases. The ﬁrst phase is focused on the investigations
to ﬁnd a new approach of rectiﬁcation in single phase systems. A novel single phase
rectiﬁcation technique with a new architecture and control strategy is proposed. The
new technique aims to increase the low input power factor in the conventional single phase
rectiﬁer system (typically between 0.3-0.6) and thus higher eﬃciency can be achieved.
The new rectiﬁer architecture also aims to provide a reduction in the size of the DC side
capacitor which results in lower content of harmonic in the rectiﬁer line current. The
presence of the large smoothing capacitor in the conventional rectiﬁer system results in
the generation of a considerable line current harmonics to be injected into the utility AC
supply networks.
The second phase of this research is focused on the DC-DC conversion. A novel
buck-boost DC-DC converter architecture using close-coupled inductors with its transfer
function is proposed. The new topology aims to reduce the switching noise and thus
the switching losses that usually accompanies the conventional buck and boost converter
circuits. The reduction in the system losses leads to higher power conversion eﬃciency
for this kind of converters dealing with a wide range of supply voltages and serves a wide
variety of applications.
This thesis is organised into ﬁve chapters as follows: Chapter 2, is the literature
review of research in AC-DC power conversion for single phase systems. This literature
review has been classiﬁed into two parts. The ﬁrst part is interested in research which is
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concerned with the new rectiﬁcation techniques and methods to improve the performance
of the conventional single phase rectiﬁer system. The second part of the literature review
is focused on research which is concerned with the new DC-DC conversion architectures.
Chapter 3, presented a novel single phase rectiﬁcation technique with a new architec-
ture and control strategy. The circuit conﬁguration of the new rectiﬁer and the principles
of operation are presented. The AC side analysis of the rectiﬁer line current is done us-
ing Woodward's notations applied to chopped waveforms. The prototype circuits of
the proposed and the conventional single phase rectiﬁers have been designed, fabricated
and tested. A comparison between the performances of the two rectiﬁers by conducting
two case studies has been done. The performance analysis of the proposed rectiﬁcation
technique is demonstrated with a wide range of case studies and diﬀerent sets of design
parameters have been undertaken.
In chapter 4, a novel buck-boost DC-DC converter architecture with its transfer func-
tion is presented. The circuit conﬁguration of the proposed converter and the principles
of operation are presented. This converter utilises the close inversely-coupled inductors
topology in both its conversion stages (buck and boost). The transfer function of the
buck-boost converter in CCM of operation and steady state conditions is given. The
prototype circuit of the proposed converter has been fabricated and tested. The practi-
cal results of a range of case studies are included in this work. A simulation model for
the converter circuit is also done using LT spice IV4.22. The simulation model has been
examined with the same case studies that been conducted in the practical part.
In Chapter 5, the work presented in this thesis is concluded and some suggestions for
future work in this area are given.
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1.5 Contribution to Knowledge
The following list summarises the main contributions of the dissertation.
• A novel single phase rectiﬁcation technique with a new architecture and
control scheme.
The new rectiﬁer allows to obtain high input power factor and thus higher eﬃciency
to be achieved. The current harmonics generation in the proposed technique can
be suppressed which results in lower content of harmonic in the line current of the
rectiﬁer. Woodward's notation is used in the AC side analysis of the proposed and
the conventional rectiﬁers, which is considered a new method of signal analysing
in this ﬁeld. The rectiﬁer architecture provides a reduction in the size of the
DC side capacitor. This reduction can be as low as less than 10% of the size of
the typical smoothing capacitor in the conventional single phase rectiﬁer. The
size of smoothing capacitor restricts the power density of the conventional system.
The new rectiﬁer now allows the possibility to increase the power rating of such
rectiﬁers to a higher values. This contribution is presented by the author
and published in:
 S. Al-Zubaidi; M.Z.Ahmed; P.Davey , "Design of Single Bidirec-
tional Switch Single Phase Rectiﬁer with Reduced Size DC Side
Capacitor," IEEE Conference, The First International Future En-
ergy Electronics Conference (IFEEC), Tainan, Taiwan, Nov. 2013.
 S. Al-Zubaidi; M.Z.Ahmed; P.Davey , "High Power Factor Single
Phase Rectiﬁcation Technique with Reduced Line Current Harmon-
ics," IEEE Workshop, The Fifteenth IEEE Workshop on Control
and Modelling for Power Electronics (COMPEL), Santander, Spain,
June 2014.
This contribution also has been published in:
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WIPO - World Intellectual Property Organization, Publication No.:
WO/2015/008039, Publication Date: 22.01.2015.
• A novel buck-boost DC-DC converter architecture using close-coupled
inductors with its transfer function.
Converters utilise the coupled inductor topology can achieve a higher power densi-
ties with better performance. The new converter architecture strongly reduces the
switching noise and thus reduces the switching losses that usually accompanies the
conventional converter circuits. Switching noise is considered as a major drawback
in the typical buck and boost converter circuits which causes a signiﬁcant switching
losses and results in high voltage stress on the power switches.
The new architecture ensures the maintaining of continuous ﬂow of current in both
converter stages (buck and boost), which results in large reduction in the back
e.m.f induced in the main inductor and thus reduces the switching noise. As a
consequences of that higher power conversion eﬃciency with less switching noise
can be achieved with the proposed converter.
The new converter architecture also provides a unique design of the passive clamped
circuit. The function of the proposed clamped circuit is to recycle the leakage
energies of the coupled inductors which results in an eﬃciency improvement of
the power conversion process. Also, this circuit is used to clamp the large voltage
spikes (due to the impedance buﬀer provided by the coupled inductors) in order to
limit the voltage stress on the power switches.
This contribution is presented by the author and published in:
 S. Al-Zubaidi; M.Z.Ahmed; P.Davey , "A Novel Buck-Boost DC-
DC Converter Using Close-Coupled Inductors," IEEE Symposium,
The Sixth International Symposium on Power Electronics for Dis-
tributed Generation Systems (PEDG), Aachen, Germany, June 2015.
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Literature Review
2.1 Single Phase Rectiﬁer
The enormous increase in non-linear loads connected to the utility AC supply represent a
serious challenge because of the pulsating current. This current has a small duration with
a surge value can result in large harmonics injected to the utility AC supply. The high
content of harmonic currents in the AC side of these non-linear loads is responsible for
exposing the utility AC networks to poor power factor and a signiﬁcant increase in losses
and thus reduces the power networks eﬃciency. The harmonic currents produced by non-
linear loads tends to produce a voltage harmonics to the mains. These voltage harmonics
or voltage distortion in the mains, have an eﬀect on the harmonic characteristics of the
input current of these non-linear loads. The harmonic characteristics of the input current
are dependent not only on the magnitude of the supply voltage harmonics but also on
their phase angles [15].
The reason behind this current harmonic phenomenon is the large smoothing ca-
pacitor (reservoir capacitor) required to reduce the ripple power in the DC side of the
rectiﬁer. The size of this capacitor restricts the capability of increasing the power density
of such loads.
From the above it seems that there is a need for a new rectiﬁcation technique for single
phase system. This technique should meet the following fundamental requirements:
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1. High input power factor with low harmonic content in the line current of the
rectiﬁer.
2. Simplicity and reliability with low component count.
3. The capability of increasing power density and simple control scheme.
High input power factor with reduced line current harmonics ensures a signiﬁcant
reduction in the total system losses and provides an eﬃcient, safe and reliable operation
of the utility AC supply networks.
Simplicity in design and control scheme of any proposed architecture enables increas-
ing the power density and provides a high level of reliability for the system which makes
it popular for a wide variety of applications.
One of the widely used non linear load is the single phase bridge rectiﬁer with a DC
side capacitor. Figure 2.1 shows the circuit conﬁguration of the conventional single phase
rectiﬁer identifying the regions of interest for research.
C
Diode BridgeAC Side DC Side Load
Figure 2.1: Single Phase Bridge Rectiﬁer with Marked Regions of Research Groups
A literature in this ﬁeld can be classiﬁed in general into two main groups:
1. Research focus on the AC side of the rectiﬁer (including the diode bridge).
2. Research focus on the DC side of the rectiﬁer (including the diode bridge).
Research has identiﬁed diﬀerent ideas to improve the power factor; eﬃciency and
reduce the harmonics content of the line current of conventional rectiﬁer. A brief survey
of research in this ﬁeld is presented as follows:
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2.1.1 Research in the AC Side of Rectiﬁer
Khan et al. [16] Proposed a single MOSFET switch and series LC ﬁlter connected in
series to the AC side of the bridge rectiﬁer. The LC circuit used as an alternative path
for the input current to keep it in a continuous ﬂow. Although this scheme successfully
increased the input power factor and reduced the harmonic distortion, the presence of
the MOSFET switch and the large size series passive components in the AC side is
considered as the main drawbacks. This is because they produce considerable losses
and become very costly if high power, high speciﬁcations components have been used
in order to reduce losses. All that makes this conﬁguration only suitable for low power
applications.
Prasad et al. [17] Proposed a passive circuit (input ﬁlter) in series with AC power
supply. The inductor and the capacitor of the passive circuit are connected in parallel.
The results showed an increase in the input power factor and power density of the
rectiﬁer.
The same architecture of [17] is presented in [18], but with additional capacitor placed
in parallel between the passive circuit and the bridge rectiﬁer. The results showed that
the installation of this capacitor achieved a reduction in the THD of the line current
with an improvement in the input power factor.
The size, cost, ﬁxed compensation, resonance and losses considerations of the passive
components remains the main drawbacks of both architectures [19].
Conventional single phase rectiﬁer with a shunt active power ﬁlter are widely used in
PFC and harmonic current compensation applications.
The researchers in [2022] followed the theme of using shunt PFC boosting techniques
to compensate the harmonic current drawn by the conventional rectiﬁer. This is done by
injecting equal but opposite currents to shape the pulsating line current to a sinusoidal
form and synchronising the resulting current with the supply voltage. Several boost
rectiﬁer architectures and control schemes have been proposed and presented. The results
showed that corrections in the input power factor (up to unity) have been achieved with
a reduction in the harmonic distortion of the line current.
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The research [2332] shared the key point of using shunt active power ﬁlter techniques
to compensate for harmonic current of the rectiﬁer. The active power ﬁlter circuit is
based on a single phase inverter circuit with a capacitor in the DC side and a passive
circuit in the AC side of the inverter circuit. Various control schemes have been proposed
and discussed in this research. The results of the proposed techniques demonstrated the
capability to alleviate the harmonic distortion of the line current and correct the input
power factor.
Qi et al. [33] proposed a single phase PWM rectiﬁer with an AC side inductor is
divided into two halves and placed on both sides of the AC supply. An auxiliary de-
coupling capacitor is also added to absorb the ripple power. A capacitor in the DC side
of the rectiﬁer is placed to support the output voltage and to ﬁlter out high frequency
switching ripple voltage. The same concept of using two capacitors and two inductors
to handle with ripple power and to reduce the ripple of the output voltage can be seen
in [34]. Diﬀerent circuit architectures and control schemes have been applied in both
works.
Although the above techniques showed a reasonable performance to compensate for
harmonic currents, the need for greater reliability and simpler construction with less
complicated control systems is not met by these proposals.
2.1.2 Research in the DC Side of Rectiﬁer
New single phase to three phase converters for motor drive system have been proposed
in [35,36]. The presented circuits based on a single phase rectiﬁer with parallel connected
active ripple port and ends with three phase converter. The function of the ripple circuit
is to decouple the ripple power that comes from the AC side. The ripple circuit is a kind
of boost circuit and has a charging and discharging phase in its operation. Two diﬀerent
circuit conﬁgurations and control schemes have been used in these works.
Another single phase to three phase converter circuit is presented in [37]. It is utilized
a small DC link capacitor. The proposed control method can drive a motor and shape
the line current as a sinusoid simultaneously. However, the drive with this method has
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high load current with low eﬃciency. The eﬃciency can be improved by keeping the DC
link voltage constant at a certain level.
A single phase PWM rectiﬁer with an active ripple port is proposed in [38, 39]. The
ripple circuit has been added in parallel with the output of the PWM rectiﬁer and works
as an auxiliary circuit. Two diﬀerent circuit conﬁgurations of the ripple circuit and
control strategies have been used in these works. Both circuits achieved a reduction in
the size of the required DC side capacitor with an increase in the power density of the
system.
The common key point in the research [35, 36, 38, 39] is the use of an active ripple
circuit to ﬁlter out the ripple power. The ripple circuit is utilized two or more switches
and two or more passive components (inductor and capacitor) as energy storage devices.
Lima et al. [40] presented a new structure of single phase hybrid rectiﬁer. This
structure consists of a diode bridge rectiﬁer in parallel with a non-isolated switched
converter. The main aim of this conﬁguration is to reduce a portion of the active power
processed by the converter and delivered to the load. A PWM control technique is
implemented to limit the contribution of the converter and to impose an input current
from the bridge rectiﬁer with low harmonic content.
Common PFC approaches are used widely in ﬂuorescent lighting including an active
and passive PFC techniques. Active PFC topology such as adding boosting stage after
the diode bridge has the advantage of achieving close to unity power factor with smaller
size; volume and weight of the circuit elements but with more complexity in circuit and
control scheme [41]. Passive PFC circuits such as the Valley ﬁll and the charge pump
circuits have the advantages of less complexity in design and control scheme. The Valley
ﬁll circuit does not require any control circuit and it is capable to achieve a power factor
of 95%. The circuit conﬁguration and the key waveforms of the valley ﬁll circuit is shown
in ﬁgures 2.2, 2.3 respectively.
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Figure 2.3: Theoretical Waveforms of the Valley Fill Circuit
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The operating principles with full details of this kind of passive PFC circuit is pre-
sented in the works [4244].
However, the relatively high THD (normally about 25%); high DC ripple voltage
which leads to high crest factor in the lamp current and thus reduces the eﬃciency are
the main drawbacks of this approach [45,46].
The researchers in [42, 47] suggested a new method to achieve a lower value of the
lamp current crest factor by employing pulse frequency modulation technique. This can
be done based on the waveform of the DC link voltage which is predetermined by the
Valley ﬁll circuit. The waveform is then taken into the control scheme of the circuit.
Diﬀerent switching strategies have been used in both works to implement a changeable
switching frequency in order to keep the crest factor in a lower value.
A simple single switch ballast circuit with Valley ﬁll circuit is proposed in [48], this
circuit is able to achieve ZCS to maximize the circuit eﬃciency.
A modiﬁed Valley ﬁll circuit is presented in [49,50]. The proposed circuit is capable
to lower the discharge voltage of the circuit capacitor by inserting an additional branch
within the original circuit. This results that the voltage across the capacitors is one-third
of the peak voltage which allows a further extension to the conduction angle of the line
current with lower THD and crest factor can be achieved.
2.2 DC-DC Converters
The use of conventional buck and boost converter circuits is usually accompanied by
large switching noise through the switching transient in turn produces a voltage stress
on the power switches of these circuits and a considerable switching losses which leads
to poor power conversion eﬃciency. The noise is a result of the back e.m.f induced in
the coils of the buck and boost circuits, which is a consequences of the discontinuous
current of these coils during the switching transient. This e.m.f is a function of many
factors like the coil size, load current and the switching frequency.
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The use of coupled inductor is considered a key solution to many needs in the DC-DC
converter circuits. The control of the diode current falling rate; the diode reverse-recovery
alleviation; the employing of the coupled inductors to operate in the transformer mode
to avoid the extreme duty cycle and to reduce the current ripple in high step-up or
step-down conversion are some of these utilisations [51].
A coupled inductor topology can be deﬁned as a sort of special purpose transformer.
According to the way that coupled inductor is implemented, there are various models of
them. The coils may be directly or inversely coupled; loosely or interleaved and may be
implemented on two magnetic cores or combined on the same magnetic component. The
characteristics and the performance for each of these models are diﬀerent. To ﬁgure out
the characteristics analysis and the performance evaluation for these various models of
the coupled inductor, valuable studies have been made in [5255]. This research provides
a useful analysis about the subject.
Weinberg boost converter is presented in [13]. This converter can oﬀers a continuous
ﬂow of the output current with a small current ripple. As a consequences of that, low
switching noise and high conversion eﬃciency can be obtained. The circuit conﬁguration
of this converter was shown earlier in ﬁgure 1.22.
Close-coupled inductor topologies can achieve a higher power densities with reduced
size, weight and losses in the magnetic components. These features are very desirable in
electrical transport applications such as electric vehicles and railway traction [14,56,57].
The utilization of the integrating magnetic structure on a single core for the coupled
inductors enables further reduction in the overall volume, weight and the copper usage
of the magnetic components [5860].
High voltage gain converters are widely employed in many applications such as pho-
tovoltaic systems; fuel cell systems and electric vehicles [61,62]. High step-up converters
can be implemented by combining a charge pump capacitor with the coupled inductors.
Since the charge pump capacitor is connected in series with the coupled inductors, the
charging current required by the capacitor can be reduced. The voltage gain can be
signiﬁcantly increased and the turn ratio of the coupled inductor can be reduced [6267].
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The voltage gain can be further extended with voltage doubler cells and diode-
capacitor techniques combined with the coupled inductor. Diﬀerent circuit conﬁgurations
and designs are presented in [61,6871].
The voltage stress of power switches and diodes can be reduced by adding passive
clamping circuits [7274]. Passive clamp circuit is a combination of L, C, and diodes
in certain arrangement. The passive clamp circuit is important to eliminate undesired
resonance between the leakage inductor of coupled inductors and the stray capacitor
of the diode, in addition to recover the trapped energy with the leakage inductance of
the coupled inductor. The energy stored in the leakage inductance is recycled with the
use of passive clamp circuit and transferred to the output side together with the input
energy [75]. An active clamp circuit can be used for this purpose with a ZVS to avoid an
extra switching loss as in [7577]. ZVS techniques can be also implemented to drive the
power switch of the boost converter which utilises the coupled inductor topology [78].
High step-up converter based on three-winding coupled inductors and voltage dou-
bler circuit is presented in [79]. This converter utilizes a single active switch to reach
the desired voltage gain with a continuous ﬂow of the input current. Tseng et al. [80]
presented a high step-up converter with three-winding coupled inductors and passive
clamping technique to recycle the leakage energy and to alleviate the voltage stress on
the power switches.
High step-up converter with active coupled inductor network is presented in [81]. The
proposed converter contains two coupled inductors integrated on one magnetic core with
two switches have been used in this converter circuit. The primary side of the coupled
inductors are charged in parallel by the input voltage and discharged in series with the
input voltage to achieve a high voltage gain. Passive lossless clamp circuit is also used
to recycle the leakage energies and to reduce the voltage stress on the main switches.
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A Novel High Power Factor Single
Phase Rectiﬁcation Technique with
Reduced Size DC Side Capacitor and
Suppressed Line Current Harmonics
3.1 Introduction
A novel rectiﬁcation technique for single phase system is presented in this chapter. The
main aims of the proposed technique are to maintain high input power factor and provide
a reduction in the size of the DC side capacitor with reduced line current harmonics
compared to the conventional single phase rectiﬁer.
In the conventional rectiﬁer system, the main drawback is the pulsating line current
which has a small duration with a surge value. This current is the required current to
charge the large smoothing capacitor on the DC side of the rectiﬁer and to supply the
load during the conduction time of the bridge rectiﬁer. The pulsating current results
in large harmonics on the AC side of the rectiﬁer and thus exposing the utility AC
networks to low power factor (typically 0.3-0.6) and signiﬁcant increase of losses due
to the harmonic currents. The size of the smoothing capacitor restricts the increase in
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power density of the conventional rectiﬁer system. The new rectiﬁer system allows the
possibility to increase the power rating of such rectiﬁers to a higher values.
3.2 The Proposed Technique
3.2.1 Circuit Conﬁguration
The circuit conﬁguration of the proposed single-phase rectiﬁer can be described by sim-
plicity in design and the reliability in construction. The circuit conﬁguration of the new
rectiﬁer is shown in ﬁgure 3.1. It consists of a branch of one bidirectional switch and
capacitor connected in parallel to the diode bridge rectiﬁer.
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Figure 3.1: Circuit Conﬁguration of the Proposed Single-Phase Rectiﬁer
The circuit structure of the proposed bidirectional switch is shown in ﬁgure 3.2. This
switch-cell uses two MOSFETs and a diode pair.
The design parameters used to determine and evaluate the system performance of
the new rectiﬁer system are illustrated in table 3.1.
Table 3.1: The Design Parameters
Parameter Deﬁnition
Vpk The peak value of A.C. supply voltage
Vref The selected reference D.C. voltage level
f The supply voltage frequency
R The connected load
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Figure 3.2: Structure of the Proposed Bidirectional Switch
3.2.2 Principles of Operation
The principles of operation of the proposed rectiﬁer can be illustrated as shown in ﬁgure
3.3. The proposed control strategy of the new rectiﬁer is based on a smart and uncom-
plicated idea. The control scheme that governs the action of the bidirectional switch has
divided the operation of this rectiﬁer into three operating conditions or three modes.
MODE 1 MODE 2 MODE 3 MODE 1 MODE 2
t
V
a tT − t a
pk
1/2 t T
( 1  2 )
t T1/4
Vref
0.005 0.010 0.015 0.020
Time
5
10
15
Voltage
Figure 3.3: Operating Zones of The Proposed Technique
In ﬁgure 3.3, tT is the full cycle time of the supply frequency, ta is zero line current
period in time.
Modes are deﬁned by the supply voltage (the output voltage from the bridge rectiﬁer)
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in relation to the reference DC level (Vref ) or the threshold level.
MODE 1 : When the instantaneous value of the supply voltage is increasing and
it is greater than or equal to the reference DC level (Vref ). In this mode,
 The bidirectional switch (side A) is now turned on, and (side B) is oﬀ.
 The load and the capacitor are now both connected to the supply voltage.
The equivalent circuit of the DC side of the rectiﬁer in mode 1 is shown in ﬁgure
3.4.
Where is is the rectiﬁer line current, ic is the capacitor branch current, ir is the
load current, C is the capacitance of the storage capacitor, Roe is the equivalent
series resistance of the capacitor and MOSFETs.
R
Roe
C
is
ic ir
vin
Figure 3.4: Equivalent Circuit of The Rectiﬁer at Mode 1
Using the equivalent circuit of the capacitor in the frequency domain, the rectiﬁer
line current in the frequency domain Is can be derived as follows.
Starting with,
Is = Ic + Ir (3.1)
Where, Ic, Ir are the capacitor branch current and load current respectively in the
frequency domain.
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Ic =
Vin − Vos
Roe +
1
s C
(3.2)
Where, Vin is the input voltage in the frequency domain, Vo is initial value of the
capacitor voltage.
Roe = RDS(ON) + ESR (3.3)
Where,
RDS(ON) is the on state resistance of the used MOSFETs, ESR is the equivalent
series resistance of the storage capacitor.
Vin = Vpk
ω
s2 + ω2
(3.4)
Vo = Vref (3.5)
Ir =
Vin
R
=
Vpk
R
· ω
s2 + ω2
(3.6)
By the substitution of (3.2), and (3.6) in (3.1), it can be expressed the rectiﬁer line
current Is of mode 1 in the frequency domain as in (3.7).
Is =
ωsVpk
Roe (ω2 + s2) (a+ s)
− Vref
Roe (a+ s)
+
ωVpk
R (ω2 + s2)
(3.7)
Where,
a =
1
Roe C
(3.8)
This mode continues until the instantaneous value of the supply voltage reaches
it's maximum value.
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MODE 2 : When the instantaneous value of the supply voltage is decreasing and
it is greater than or equal to the reference DC level (Vref ). In this mode,
 The bidirectional switch (side A and side B) are both oﬀ. The capacitor is
disconnected from the supply and it is fully charged.
 The load is still connected to the supply voltage.
The equivalent circuit of this mode is just a resistive load connected to the bridge
rectiﬁer. Using similar way which is used to determine the rectiﬁer line current
in the frequency domain of mode 1. The line current of the rectiﬁer in frequency
domain of mode 2 can be expressed as in (3.9).
Is =
Vpk
R
· ω
(ω2 + s2)
(3.9)
This mode continues until the instantaneous value of the supply voltage falls below
the reference DC level (Vref ).
MODE 3 : When the instantaneous value of the supply voltage is less than the
reference DC level (Vref ). In this Mode,
 The bidirectional switch (side B) is turned on, and (side A) is Oﬀ.
 The capacitor is connected to the load, and the load current is completely
supplied by the capacitor, while the supply is automatically disconnected by
the diodes cathodes of the bridge rectiﬁer.
The equivalent circuit for this mode is a simple RC circuit. Using similar way
which is used to determine the rectiﬁer line current of mode 1 and mode 2, the
line current in the frequency domain Is of mode 3 can be expressed as in (3.10).
This mode continues until the instantaneous value of the supply voltage in the next
incoming half cycle becomes greater than or equal to the reference DC level (Vref ).
Then MODE 1 follows as shown in ﬁgure 3.3.
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Is =
Vref
(Roe +R) · (b+ s) (3.10)
Where,
b =
1
(Roe +R) · C (3.11)
As a result of this circuit conﬁguration and switching scheme, the output voltage and
the capacitor voltage waveforms will be as shown in ﬁgures 3.5 and 3.6 respectively.
The value of the output voltage of the proposed rectiﬁer can be expressed as in (3.12),
and the average DC output voltage is given by (3.13)
Vout =

Vpk sin(ωt) ta ≤ t < 12tT − ta
Vpk e
− t
C(R+Roe) 1
2
tT − ta ≤ t < 12tT + ta
(3.12)
VDC =
2
tT
[∫ 1
2
tT−ta
ta
Vpk sin(ωt) dt+∫ 1
2
tT+ta
1
2
tT−ta
Vpk e
− t
C(R+Roe) dt
] (3.13)
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Figure 3.5: Analytical Rectiﬁer Output Voltage Waveform with the Proposed Technique
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Figure 3.6: Analytical Capacitor Voltage Waveform with the Proposed Technique
It is assumed that a further DC-DC converter would be used in a practical application
in order to reduce the DC voltage ripple of Vout. The reference DC level in this proposed
architecture is to ensure any further DC-DC conversion has a deﬁned minimum input
voltage level. Typically a buck converter would be speciﬁed as having an input voltage
range from the reference DC level to nearly the peak value of the supply voltage Vpk.
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3.3 AC Side Analysis (Approximate Approach)
The analytical line current waveform of the proposed rectiﬁer with the approximate
approach is shown in ﬁgure 3.7.
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Figure 3.7: Analytical Rectiﬁer Line Current Waveform with the Proposed Technique
(Approx.)
Some approximations to the actual line current waveform have been made in order to
simplify the waveform. These approximations result in an upper limit of the harmonic
content of the line current.
It is clear that the line current is spread out over a wider area compared to a conven-
tional single-phase rectiﬁer. This current consists of three portions or segments which
came from the three operating conditions described in 3.2.2.
The ﬁrst period extends [ta ≤ t < 14tT ]. This current segment represents the line
current ﬂowing in mode 1. In this period the supply voltage is connected to the load and
as well as to the storage capacitor.
The second period extends [1
4
tT ≤ t < (12tT − ta)]. This current segment represents
the line current ﬂowing in mode 2. The current waveform in this period is on the form
of sinusoidal as the supply voltage is directly connected to the resistive load.
Zero line current period extends [0 ≤ t < ta] & [(12tT − ta) ≤ t < 12tT ]. This segment
represents mode 3, where the supply voltage is completely disconnected from the load
48
Chapter: 3 Section: 3.3
side (line current equal to zero) and the load current is fully supplied by the storage
capacitor. It can be expressed the line current with it's three periods as follows:
i(t) =

Ipk ta ≤ t < 14tT
Isk sin(ωt)
1
4
tT ≤ t < 12tT − ta
0 otherwise
(3.14)
Where, ω = 2pif , Ipk is the peak value of the rectangular pulse of line current, Isk is
the peak value of the sinusoidal piecewise of line current.
To clarify the performance of the proposed technique, the AC side analysis of the new
rectiﬁer is done using Woodward's notation [82]. Woodward's notation is considered a
powerful method in analysing piecewise waveforms in terms of Fourier series expansion,
Fourier transform and frequency spectrum. It simpliﬁes and makes it easier to deal
with complicated waveforms like chopped waveforms or waveforms composed of diﬀerent
shapes.
AC side analysis also included the derivations to determine the THD, the input power
factor and the size of the DC bus capacitor.
• All necessary deﬁnitions and ﬁgures of the Woodward's notation is presented in
A.1 of appendix A.
• The line current waveform which is shown in ﬁgure 3.7 can be built using two
expressions. The ﬁrst expression is for the portion of waveform that represent
line current during mode 1, while the second is for the portion of waveform that
is a chopped sinusoid and represents the current during mode 2. The process of
obtaining the expression for the chopped sinusoid is ﬁrst described here and then
it will be applied to the full current waveform.
The waveform of a pure sinusoid with a peak of Isk is shown in ﬁgure 3.8.
This pure sinusoid waveform is multiplied with a train of unity amplitude Rect
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Figure 3.8: Pure Sinusoid Waveform
functions which is shown in ﬁgure 3.9 that can lead to a chopped sinusoid as shown
in ﬁgure 3.10, which represent the line current in mode 2.
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Figure 3.9: Unity Amplitude Rect Pulses
The Rect pulses of the rectangular segments of the line current with a peak of Ipk
are shown in ﬁgure 3.11, which represent the line current in mode 1.
The ﬁnal waveform is a sum of Rect pulses and the chopped sinusoid where,
i(t) = i1(t) + i2(t), as shown in ﬁgure 3.7.
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Figure 3.10: Sinusoid Multiplied By Unity Amplitude Rect Pulses
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Figure 3.11: Rect Pulses of the Rectangular Segments of the Line Current
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• The mathematical process that describes this procedure is as follows
Given design parameters, Vpk, Vref , f , R.
Deﬁning
α is zero line current period in degree, ta is zero line current period in time.
α = sin−1
(
Vref
Vpk
)
(3.15)
ta =
[( α
90
)( 1
4 f
)]
(3.16)
Using deﬁnitions
R (t, a,W ) = Rect
[
t− a
W
]
(3.17)
S (f, a,W ) = |W | Sinc (Wf) · e−i2piaf (3.18)
In ﬁgure 3.9, 3.13, and 3.11.
ma =
[
ta +
1
4f
]
0.5 (3.19)
mb =
[
ta +
5
4f
]
0.5 (3.20)
W =
(
1
4f
− ta
)
(3.21)
na =
1
4f
+
W
2
(3.22)
nb =
3
4f
+
W
2
(3.23)
The multiplication of the pure sinusoid with the unity amplitude Rect pulses leads
to the convolution of the expressions in the frequency domain.
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Starting with
|W | Sinc [fW ] · e−i2piaf
And convolve it with the frequency domain expression of a pure sinusoid of fre-
quency d given by
i
2
[δ(d)− δ(−d)]
where δ(d) is a Dirac function, d = 50.
The convolution
(|W | Sinc [fW ] · e−i2piaf) ∗ ( i
2
[δ(d)− δ(−d)]
)
where ∗ denotes the convolution operator, leads to
|W | i
2
[
Sinc [(f + d)W ] e−i2pia(f+d)
−Sinc [(f − d)W ] e−i2pia(f−d)]
Thus deﬁning a new function
Sn (f, a, w, d) = |W |i
2
[
Sinc [(f + d)W ] e−i2pia(f+d)
−Sinc [(f − d)W ] e−i2pia(f−d)] (3.24)
This then leads to the following expression for the current waveform shown in ﬁgure
3.7.
i(t) =Ipk [R (t,ma,W)−R (t,mb,W)] +
Isk sin(ωt) [R (t, na,W) +R (t, nb,W)]
(3.25)
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This then enables to get an expression for the frequency domain spectra from
inspection as
I(f) =Ipk [S (f,ma,W)− S (f,mb,W)] +
Isk [Sn (f, na,W , d) + Sn (f, nb,W , d)]
(3.26)
Assuming the current is periodic, the spectral components at integer multiples of
f are deﬁned as
A(n) = Re[I(fn)]2f (3.27)
B(n) = − Im[I(fn)]2f (3.28)
Where, n is an integer, and this results in the following Fourier series expansion
for i(t, n).
ih(t, n) = [A(n) cos(ωnt) +B(n) sin(ωnt)] (3.29)
Where, ih is the rms value of current of harmonic order n.
i(t, n) =
n∑
k=1
ih(t, k) (3.30)
And the magnitude of spectral component at n is given by
S(n) =
√
A(n)2 +B(n)2 (3.31)
• The capacitance of the storage capacitor can be expressed as in the following for-
mula
C =
2 ta
ln(
Vpk
Vref
) · (R +Roe)
(3.32)
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• The THD can be derived from the above expression of line current in frequency
domain.
Starting with (3.26),
Let
S (f,ma,W) = A, S (f,mb,W) = B.
S (f, na,W , d) = C, S (f, nb,W , d) = D.
I(f) = Ipk [A− B] + Isk [C +D] (3.33)
At t = 1
4
tT ,
Ic =
C(Vpk − Vref )
(1
4
· tT − ta) (3.34)
Where, Ic is the current of the storage capacitor.
Isk =
Vpk
R
(3.35)
And
Ipk = Isk + Ic (3.36)
Let
γ =
(
1− Vref
Vpk
)
(3.37)
β =
2 ta · γ
ln(
Vpk
Vref
)(1
4
tT − ta)(1 + RoeR )
(3.38)
The substitution of (3.34), (3.35), (3.37), and (3.38) in (3.36) will result in
Ipk = Isk [1 + β] (3.39)
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Then the substitution of (3.39) in (3.33), will result the following expression for
the frequency domain spectra of the input current.
I(f) = Isk ([1 + β] · [A− B] + [C +D]) (3.40)
Using deﬁnition of THD,
THD =
√√√√ 40∑
h=2
(
Ih
I1
)2
(3.41)
Where I1 is the frequency spectra of the fundamental harmonic, Ih is the frequency
spectra of the harmonic order h.
This then enables to get the ﬁnal expression of THD for the line current of the
proposed technique.
THD =
√√√√ 40∑
h=2
(
[1 + β] · [An − Bn] + [Cn +Dn]
[1 + β] · [A− B] + [C +D]
)2
(3.42)
Where, An, Bn, Cn, and Dn, are the frequency spectra of (n · f) harmonic order.
• The input power factor PF can be derived as follows
Starting with
PF =
Pav
Pva
(3.43)
Where Pav is the average input power, Pva is the Volt-Amperes.
Pav =
1
tT
∫ tT
0
v(t) · i(t) dt (3.44)
Where i(t) is as expressed in (3.25), or it can be expressed as in (3.14), v(t) is the
input voltage.
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v(t) = Vpk · sin(ωt) (3.45)
That leads to the following expression of average input power
Pav = Vpk [Ipk · J + Isk ·K] (3.46)
Where,
J =
(
cos(ωta)
pi
)
(3.47)
K =
(
1
4
− ta
tT
)
+
(
sin(2ωta)
4pi
)
(3.48)
The Volt-Amperes
Pva = Irms · Vrms (3.49)
Where,
Vrms =
Vpk√
2
(3.50)
Irms =
√
1
tT
∫ tT
0
[i(t)2] dt (3.51)
Applying the current expression of (3.14) in (3.51), then multiplying the result by
Vrms to get the ﬁnal expression for (3.49).
Pva =
V 2pk√
2 ·R
√
[1 + β]2 · E +K (3.52)
Where,
E =
(
1
2
− 2 ta
tT
)
(3.53)
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Applying the expressions of (3.46) and (3.52) in (3.43), to get the ﬁnal expression
of input power factor
PF =
√
2 · [(1 + β) · J +K]√
(1 + β)2 · E +K (3.54)
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3.4 AC Side Analysis (Exact Approach)
The analytical line current waveform of the proposed rectiﬁer with the exact approach
will be as shown in ﬁgure 3.12.
1/4 t T
Tt1/2
tt a a
0.005 0.010 0.015 0.020
- 2
- 1
1
2
Figure 3.12: Analytical Rectiﬁer Line Current Waveform with the Proposed Technique
(Exact)
In comparison with the current waveform presented in ﬁgure 3.7, this current is more
accurate and closer to reality as it came from the exact expression of the line current
with no approximations or assumptions having been made.
It can be expressed the line current with it's three periods as follows:
i(t) =

i1(t) ta ≤ t < 14tT
i2(t)
1
4
tT ≤ t < 12tT − ta
0 otherwise
(3.55)
Where
i1(t) is the line current ﬂowing during mode 1 and its expression is given by (3.58),
i2(t) is the line current ﬂowing during mode 2 and its expression is given by (3.56).
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i1(t) =
a2RoeVpk sin(ωt) + ωaRVpk cos(ωt) + ω
2RVpk sin(ωt) + ω
2RoeVpk sin(ωt)
RRoe (a2 + ω2)
+
e−at (a2(−Vref )− ωaVpk − ω2Vref )
Roe (a2 + ω2)
(3.58)
i2(t) = Isk sin(ωt) (3.56)
Isk =
Vpk
R
(3.57)
Where, Isk is the peak value of line current in (mode 2), Ipk is the peak value of line
current in (mode 1).
The full details of the inverse Laplace transformation code of i1(t) using Wolfram
Mathematica 10.1, is presented in B.1 of appendix B.
To clarify the frequency content of the line current of the proposed rectiﬁer with the
exact approach, the AC side analysis of the rectiﬁer has been done. In order to get the
full and exact current formula for each of the current segments, the equivalent circuit of
each mode in Laplace domain is determined and the rectiﬁer current in frequency domain
is obtained. The inverse Laplace transform is applied to get the full current formula in
time domain. The representation of the rectiﬁer current then is done using Woodward's
notation [82].
The AC side analysis also includes the calculations to determine the THD and the
input power factor. This analysis is done using Wolfram Mathematica 10.1, and it's
results are veriﬁed by the experimental results of a range of case studies.
• All necessary deﬁnitions and ﬁgures of the Woodward's notation can be found in
A.1 of appendix A.
• The line current waveform shown in ﬁgure 3.12 can be built using two expressions.
The ﬁrst expression is for the portion of waveform that represent line current during
mode 1, while the second is for the portion of waveform that is a chopped sinusoid
and represents the current during mode 2. The process of obtaining the expression
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for the chopped sinusoid is ﬁrst described here and then it will be applied to the
full current waveform.
The waveform of a pure sinusoid shown in ﬁgure 3.8, is multiplied with a train of
unity amplitude Rect function which shown in ﬁgure 3.9, that can lead to a chopped
sinusoid waveform as shown in ﬁgure 3.13, which represent the line current of the
rectiﬁer in mode 2.
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Figure 3.13: Sinusoid Multiplied by Unity Amplitude Rect Pulses
The same process can be applied to get an expression for the current in mode 1.
The line current waveform of mode 1 which described in (3.58) is multiplied with
a train of unity amplitude Rect function. This can lead to the current waveform
shown in ﬁgure 3.14.
The ﬁnal waveform is a sum of the two waveforms portions i(t) = ia(t) + ib(t) as
shown in ﬁgure 3.12.
• The mathematical process that describes this procedure is as follows
Given a design parameters, Vpk, Vref , f , R.
Using the deﬁnitions were mentioned in (3.15) - (3.23).
This then leads to the following expression for the current waveform shown in ﬁgure
3.12.
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Figure 3.14: Rect Pulses of the Line Current in Mode 1
i(t) =i1(t) [R (t,ma,W)]− i1
(
t− 1
2
tT
)
[R (t,mb,W)] +
i2(t) [R (t, na,W) +R (t, nb,W)]
(3.59)
Assuming the current is periodic, the spectral components at integer multiples of
f are deﬁned as
A(n) =
2
tT
∫ tT
0
i(t) cos(ωnt) (3.60)
B(n) =
2
tT
∫ tT
0
i(t) sin(ωnt) (3.61)
Where n is an integer.
Using Fourier series expansion for i(t, n) mentioned in (3.29) and (3.30), and the
expression for the magnitude of spectral component given in (3.31).
• The THD can be derived from the expression of line current in the time domain
given in (3.59), using the deﬁnition of the THD mentioned in (3.41).
• The capacitance of the storage capacitor is the same as in (3.32).
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• The input power factor can be derived using the deﬁnition of the power factor
mentioned in (3.43), while the expressions for the average input power and the
Volt-Ampere are given in (3.44) and (3.49) respectively.
3.5 The Experimental Set-up
The prototype circuit of the proposed rectiﬁer and the control circuit have been designed
and fabricated. The layout of the prototype circuits of the proposed rectiﬁer and the
control scheme are shown in ﬁgures C.1, C.2 respectively in appendix C.
The control system has been designed to generate two diﬀerent control signals which
are used to ﬁre two MOSFET driver circuits (both sides of the bidirectional switch
circuit). Two N-channel MOSFETs have been used as switching devices with high-side
MOSFET drivers to drive them.
The function of the control system is to generate the control signals according to
the intersection points between the instantaneous values of the full wave rectiﬁer output
voltage and the reference DC level (Vref ). This ensures the implementation of the three
operation modes mentioned in 3.2.2.
The heart of this design lies in the implementation of the control system commands
onto both sides of the bidirectional switch circuit. Both sides of the bidirectional switch
circuit are performed switching between two high potential sides. The ﬁrst high potential
side is the output voltage of the bridge rectiﬁer whilst the second is the potential of the
storage capacitor.
The continuous potential ﬂuctuation across the switching device (MOSFETs), forced
them to switch according to the required gate-source voltage (not according to the control
commands) which is critical to ensure the correct operation.
The prototype circuit of the conventional single-phase rectiﬁer has also been fab-
ricated and tested in order to compare the performances of both rectiﬁers under an
identical testing conditions.
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3.6 Cases of Studies
In order to prove the validity of the proposed rectiﬁer with further clariﬁcation for
its characteristics and to demonstrate its advantages over the conventional system. A
comparison between the performances of both rectiﬁers has been done.
Two case studies have been undertaken:
1. Conventional single phase rectiﬁer.
2. Proposed single phase rectiﬁer.
The performance analysis of both case studies are presented and discussed. The scales
of the graphs in both cases have been kept identical in order to clarify the diﬀerences
between them.
Some approximations to the practical waveforms of the line current in both case
studies have been made in order to simplify the waveforms. These approximations result
in an upper limit to the harmonic content of the line current. The input voltage waveform
in this section is assumed to be a pure sinusoid, however the experimental input voltage
waveform is best described as an asymmetric-ﬂat-top sinusoid.
In order to ensure robust comparison between the two cases, the experimental set-
up in both cases have been done under identical testing conditions. An identical input
power supply and loading conditions have been applied. A power supply of 12V rms, 50
Hz, and a resistive load of 12 Ω, have been used.
3.6.1 Conventional Single Phase Rectiﬁer
The full details of the harmonic analysis of the line current of the conventional rectiﬁer
is presented in A.2 of appendix A. This analysis is done using Woodward's notation [82].
The performance analysis of this case study is illustrated below. The full details of
the performance analysis code using Wolfram Mathematica 10.1, for this case study is
presented in B.2 of appendix B.
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• The analytical line current waveform is shown in ﬁgure 3.15. Although the load
is pure resistive, the line current ﬂows for a short period of time and it seems as
a short surge of current. This is the required current to charge the smoothing
capacitor in the DC side of the rectiﬁer.
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Figure 3.15: Analytical Line Current Waveform of the Conventional Rectiﬁer
• The rms value of the line current is computed after identifying the period of the
squared current waveform. The squared current waveform is shown in ﬁgure 3.16.
The rms value of the line current for this case is computed as 2.6 Amps.
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Figure 3.16: Analytical Squared Line Current Waveform of the Conventional Rectiﬁer
• The volt-amperes can be obtained from the rms values of the input current and
voltage. The average value of the instantaneous input power can be determined
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from the input current and voltage waveforms. Figure 3.17 shows the instanta-
neous input power waveform. The Volt-Amperes and the average value of the
instantaneous input power are computed as 31.35 VA and 21.29 W respectively.
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Figure 3.17: Analytical Instantaneous Input Power Waveform of the Conventional Rec-
tiﬁer
• The input power factor can be easily evaluated from the Volt-Amperes and the
average value of the instantaneous input power calculations.
PF =
21.29
31.35
= 0.67
It is noted that, although the load is pure resistive, the value of power factor is
around 67% from the default value for pure resistive load (unity power factor).
• The displacement factor can be evaluated from the displacement angle θ.
It is the angle between the fundamental component of the input current and volt-
age waveforms. This angle can be evaluated through the harmonic analysis of
the line current of the conventional rectiﬁer presented in A.2 of appendix A. The
displacement factor for this case is computed as 0.82.
Figure 3.18 shows the displacement angle for this case study. Both the fundamental
component of the input current and the input voltage waveforms have been plotted
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together with an amplitude of unity, in order to clarify the displacement angle
between them.
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Figure 3.18: Analytical Displacement Angle of the Conventional Rectiﬁer
• The distortion factor can be determined from the values of displacement factor and
power factor.
The distortion factor for this case is found as 0.81. The distortion factor is consid-
ered a good indicator for the system losses caused by harmonics. It reﬂects how
big the harmonic distortion occurs in the line current of the rectiﬁer.
• The Fourier analysis of a wide band of harmonic orders of the line current have
been done. This band is from the fundamental component up to harmonic order
of 1000.
The fundamental component of the line current with the harmonic orders of 3rd,
11th and 1000, are illustrated in ﬁgure 3.19.
It is noted from the way that harmonics are distributed, the peak of most harmonic
components occurs in a short period of time. This way of harmonic distribution
will produce a short surge of line current.
The full details of the Fourier analysis for the conventional rectiﬁer is presented in
A.2 of appendix A. The ﬁnal formula that used to determine the Fourier analysis
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Figure 3.19: Fourier Analysis of the Line Current of the Conventional Rectiﬁer
for this case is given by (3.30).
• The frequency spectrum of the line current is shown in ﬁgure 3.20. This frequency
spectrum is up to harmonic order of 40. It is valuable to note that according to the
way that Wolfram Mathematica 10.1, is used to display the frequency spectrum
components, I found that each component of the frequency spectrum is shifted
forward by one step (ex: the spectrum component located in division 10, is actually
the ninth component).
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Figure 3.20: Analytical Frequency Spectrum of the Line Current of the Conventional
Rectiﬁer
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In ﬁgure 3.20, the ﬁrst few harmonic components have a considerable amplitude
compared with the fundamental. This is undesirable in any electrical conversion
application. The formula that used to represent the frequency spectrum for this
case study is expressed in (3.31).
• The THD of the line current for this case is computed after calculating the harmonic
components values up to harmonic order of 40.
The expression to identify the THD is given in (3.41). This expression is used to
determine the ratio of the THD related to the fundamental component value. The
THD in this case is computed to be 68%. This value clearly showed how much
the total distortion is happened due to the harmonics in the line current of the
conventional system.
• The measured line current waveform of this case study is shown in ﬁgure 3.21.
Figure 3.21: Experimental Line Current Waveform of the Conventional Rectiﬁer
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From ﬁgure 3.21, the line current waveform is too close to the rectangular pulse
waveform which is fully compatible with the assumption of adopting this shape in
the representation of the line current in the mathematical analysis presented in A.2
of appendix A.
• The measured output voltage waveform is shown in ﬁgure 3.22.
Figure 3.22: Experimental Output Voltage Waveform of the Conventional Rectiﬁer
• The size of the smoothing capacitor that is used in this test is predetermined using
the analytical solution of the formula expressed in (1.14). A graph shown in ﬁgure
1.9 represent the nomogram for this formula.
The capacitor size is computed for this case as 12000 µF. This is the required value
to keep the conduction angle at 70◦ , with a percentage ripple not exceed 6% from
the peak value of the output voltage. This conduction angle is typical for many
applications.
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3.6.2 Proposed Single Phase Rectiﬁer
The performance analysis of the new rectiﬁer is illustrated below. The full details of
the performance analysis code using Wolfram Mathematica 10.1, for this case study is
presented in B.3 of appendix B.
• The analytical line current waveform (with approximate approach) is shown in
ﬁgure 3.23.
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Figure 3.23: Analytical Line Current Waveform of the Proposed Rectiﬁer
Comparing ﬁgures 3.23 and 3.15. The line current of this rectiﬁer is spread out
over a wider area. This current has an additional feature which is lower peak value
than the conventional system for the same connected load (more than two times
lower). The peak values of the line current in the conventional and the proposed
rectiﬁers were 4.24 Amps, 1.76 Amps respectively.
This current consists of three segments, these three segments came from the three
operating conditions or modes described in 3.2.2. The ﬁrst current segment is the
rectangular pulse, this piecewise current represent the line current in mode 1.
The assumption made here is that the current in this period is a rectangular pulse.
This is a worst case scenario in terms of harmonic content compared to the actual
observed current in the practical results.
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• The rms value of the line current is computed after identifying the periods of the
squared current waveform. The squared current waveform is illustrated in ﬁgure
3.24. The rms value of the line current is computed to be 1.24 Amps. This value
is less than half the rms value of the line current in the conventional system.
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Figure 3.24: Analytical Squared Line Current Waveform of the Proposed Rectiﬁer
• The volt-amperes is obtained from the rms values of the input current and voltage.
The average value of the instantaneous input power is determined from the input
current and voltage waveforms. Figure 3.25 shows the instantaneous input power
waveform. The volt amperes and the average value of the instantaneous input
power are computed as 14.88 VA and 14 W respectively.
It is noted that, although the identical power supply and loading conditions have
been applied in both cases studies (conventional and the proposed systems), a
signiﬁcant diﬀerence between the instantaneous input power waveforms in both
cases can be observed. These diﬀerences are in the peak values of the input power
pulses and in the period of time that each pulse is extended.
• The conduction time of the line current is crucial to determine the input power
factor of the rectiﬁer. By comparing ﬁgures 3.17 and 3.25, this time period is
nearly two times bigger than the time period in the conventional system. Using the
approximate approach of the AC side analysis, the input power factor is obtained
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Figure 3.25: Analytical Instantaneous Input Power Waveform of the Proposed Rectiﬁer
by applying the derived expressions of the power factor. it computed as 0.94 for
this case with the approximate approach, while with the exact approach it found
as 0.95.
• The displacement factor is evaluated from the displacement angle. The displace-
ment angle is evaluated through the harmonic analysis of the line current. The full
details of the harmonic analysis of the proposed rectiﬁer is presented in 3.3. The
displacement factor is computed for this case to be 0.98.
Figure 3.26, shows the displacement angle. In order to clarify the displacement
angle between the fundamental component of the line current and the input voltage
waveforms, both waveforms have been plotted together with an amplitude of unity.
• The distortion factor is computed as 0.96 for this case. This value is clearly re-
ﬂects how much the reduction in the total system losses that caused by harmonics
compared with the conventional system.
• Fourier analysis of a wide band of harmonic orders of the line current has been
done. This band is from the fundamental component up to harmonic order of
1000. The full details of the Fourier analysis for the proposed rectiﬁer is presented
in 3.3. The ﬁnal formula that used to determine the Fourier analysis for this case
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Figure 3.26: Analytical Displacement Angle of the Proposed Rectiﬁer
is given by (3.30).
The fundamental component of the line current with the harmonic orders of 3rd,
11th and 1000, are illustrated in ﬁgure 3.27.
This ﬁgure shows the fundamental component with some of the low order harmonics
which are considered the most important and inﬂuential in the performance analysis
of any power conversion application. Also, it shows the harmonic order of 1000, in
order to prove there is no remarkable impact of harmonics beyond or even below
this point. From the shown harmonic components and the way that they are
distributed, it can say there is no considerable distortion to the mains AC supply
comes from the existing harmonics.
• The assumption of there is no big impact of the existing harmonic components on
the mains is supported by the frequency spectrum graph of the line current.
The frequency spectrum of the analytical line current waveform for this case in both
approaches (approximate and exact) are shown in ﬁgures 3.28, 3.29 respectively.
They illustrate the harmonics content up to harmonic order of 40. It can be
observed that there is a slim diﬀerence in the frequency content of the frequency
spectrum in both approaches.
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Figure 3.27: Fourier Analysis of the line Current of Proposed Rectiﬁer
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Figure 3.28: Frequency Spectrum of the Line Current with Approximate Approach
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Figure 3.29: Frequency Spectrum of the Line Current with Exact Approach
These two graphs have two main features, primarily, there is no remarkable har-
monic amplitude beyond the harmonic order of 9. Secondly, the amplitude of the
3rd, 5th, 7th and the 9th harmonic are small compared to the fundamental. Also
the amplitude of the fundamental component in the new rectiﬁer is approximately
half the amplitude of the fundamental component in the conventional rectiﬁer for
the same case study.
• The THD of the line current for this case is computed after calculating the har-
monics values up to harmonic order of 40.
The ratio of the THD is given in (3.41), and the value of the THD according to
this expression is computed to be 28%.
• The size of the storage capacitor used in the experimental set-up for this case study
is predetermined using the formula expressed in (3.32) which is presented in both
approaches of analysis. The size of this capacitor is computed to be 217 µF .
• The design parameters illustrated in table 3.2, have been applied in the experimen-
tal set-up of the prototype circuit for this case study.
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Table 3.2: Applied Design Parameters of the Case Study
Parameter Value
Vpk 12
√
2 V
Vref 6.5 V
f 50 Hz
R 12 Ω
• The measured line current waveform is shown in ﬁgure 3.30. The three portions of
the line current which mentioned in 3.2.2 are very obvious in this ﬁgure.
Figure 3.30: Experimental Line Current Waveform of the Proposed Rectiﬁer
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In ﬁgure 3.30, there is some asymmetry in the zero current periods. The reason for
that is the leakage current which comes from the action of the bidirectional switch
circuit. This is due to the delay between switching on the incoming device (side
1) and switching oﬀ the outgoing device (side 2). This leakage current would not
makes any noticeable diﬀerence on the rest of the current portions.
• The practical output voltage and the supply voltage waveforms of this case are
shown in ﬁgure 3.31, while the capacitor voltage and the supply voltage waveforms
are shown in ﬁgure 3.32,
From ﬁgures 3.31 and 3.32, it is clear that the capacitor voltage is synchronised
with the output voltage. This is because the capacitor voltage is resulting from
the same procedure of operating conditions and control scheme.
Figure 3.31: Experimental Supply Voltage and the Output Voltage Waveforms
From ﬁgure 3.32, it is noted that the capacitor voltage waveform consists of three
periods. These three periods also came from the three operating conditions men-
tioned in 3.2.2 and they are fully compatible with them.
The ﬁrst period is the charging mode or mode 1, where the capacitor is connected
to the mains to charge and storing energy.
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Figure 3.32: Experimental Capacitor Voltage and the Supply Voltage Waveforms
Keep charging mode or mode 2, that is the second period. Where the capacitor is
disconnected from the mains and the load and it is fully charged.
The third period is the discharging mode or mode 3, where the capacitor is dis-
charged into the load. The capacitor is the only energy source for the circuit in
this mode as the supply voltage is completely disconnected by the diodes of the
bridge rectiﬁer and the load is fully served by the storage capacitor during the
entire period of mode 3.
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3.7 Results and Discussion
In order to clarify the performance of the proposed rectiﬁcation technique, the system
performance has been examined. A wide range of case studies with diﬀerent sets of
design parameters have been undertaken. They include the test of the prototype circuit
and the AC side analysis of the test results obtained.
• The input power factor variation against the voltage ratio (Vref/Vpk) with diﬀerent
loading conditions is shown in ﬁgure 3.33. It is clear that the proposed rectiﬁer
maintains nearly unity input power factor with up to 20% of this ratio.
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Figure 3.33: Power Factor vs the Voltage Ratio (Vref/Vpk)
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• The required size of the DC side capacitor in relation to the voltage ratio (Vref/Vpk)
under diﬀerent applied loads is shown in ﬁgure 3.34. The capacitor size is strongly
depending on the voltage ratio and it can be as small as 10% of the size of the
smoothing capacitor in the conventional system.
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Figure 3.34: The DC Side Capacitor Size vs the Voltage Ratio (Vref/Vpk)
• The THD of the line current in relation to the voltage ratio (Vref/Vpk) with variety
of loads is shown in ﬁgure 3.35. The THD is nearly 3% at 10% and 10% at 20% of
this ratio.
• For a certain loading condition (24Ω) the relationship between the required DC side
capacitor and the voltage ratio with diﬀerent supply frequencies is shown in ﬁgure
3.36. By increasing the supply frequency the required capacitor size becomes even
more smaller. This feature can be very useful in higher frequencies applications such
as the aircraft's power supplies when the weight and the size of the power supply
is more important. The THD is not much aﬀected by the frequency changing that
is obvious in ﬁgure 3.37.
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Figure 3.35: The THD vs the Voltage Ratio (Vref/Vpk)
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Figure 3.36: The DC Side Capacitor Size vs the Line Frequency
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Figure 3.37: The THD vs the Line Frequency
3.8 Summary
This chapter can be summarized as follows:
• A novel single phase rectiﬁcation technique with a new architecture and control
strategy is proposed.
• The circuit conﬁguration and the principles of operation of the proposed rectiﬁer
architecture is presented.
• The AC side analysis of the new rectiﬁer is done using Woodward's notation with
two approaches of analysis are included for this purpose (exact and approximate).
• The AC side analysis of the conventional single phase rectiﬁer is also done using
Woodward's notation.
• Woodwards notation applied to chopped waveforms is used to represent the line
current for both rectiﬁers (proposed and the conventional) .
• The prototype circuits of the proposed and the conventional rectiﬁers have been
designed, fabricated and tested.
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• The prototype circuit of the control circuit of the new rectiﬁer has been designed
and fabricated.
• A wide range of case studies have been undertaken to prove the validity of the
proposed technique and to clarify the performance of the new rectiﬁer.
• A comparison between the performances of the conventional and the proposed
rectiﬁers have been done by conducting two case studies under the same testing
conditions.
• The results proved the ability of the new technique to maintain high input power
factor. This is obtained with a reduced size capacitor in the DC side of the rectiﬁer.
• The proposed technique provided a reduction in the size of the DC side capacitor.
This reduction can be as low as less than 10% of the size of the typical smoothing
capacitor in the conventional system.
• The harmonics analysis showed low harmonic content of the line current of the
proposed technique with low THD.
• This work has been published in [83] and [84].
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A Novel Buck-Boost DC-DC Converter
Using Close-Coupled Inductors and
Passive Clamped Circuit
4.1 Introduction
A new step-up-down DC-DC converter architecture is proposed in this chapter. The new
converter utilises the close inversely-coupled inductors topology in both its conversion
stages (buck and boost). This converter aims to reduce the switching noise that usually
accompanies the conventional buck and boost converter circuits and causes a consider-
able switching losses that leads to poor power conversion eﬃciency. Switching noise can
be reduced by reducing the back e.m.f induced in the main inductor. The new converter
architecture can achieve a high power conversion eﬃciency for this kind of power con-
verters which dealing with a wide range of supply voltages and serves a wide variety of
applications.
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4.2 The Proposed Buck-Boost Converter
4.2.1 Circuit Conﬁguration
The circuit conﬁguration of the proposed buck-boost converter is depicted in ﬁgure 4.1.
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Figure 4.1: Circuit Conﬁguration of the Proposed Buck-Boost DC-DC Converter
The entire circuit can be represented as two phases or stages. The ﬁrst phase is the
buck stage which consists of the power switch S1, the inductors Lp1, Ls1 which they are
inversely coupled inductors on the same ferrite core (primary and secondary windings of
transformer T1), input capacitor Ci, diodes D1, D2 and the main inductor L2. The boost
phase follows the buck stage and therefore the two stages share the main inductors L2
and the diode D2. The rest of the boost stage are the inductors Lp3, Ls3 which they are
also inversely coupled on the same core (primary and secondary windings of transformer
T3), power switch S2, diodes D3, D4 and the output ﬁlter capacitor Co.
4.2.2 Principles of Operation
According to the applied sets of the duty cycles for the power switches S1, S2, the pro-
posed converter can work as just a buck, boost or buck-boost converter.
The operating principles for buck-boost operation in CCM and steady state conditions
are only discussed in this section. In order to clearly illustrate the principles of operation
for the proposed converter, the following assumption have been made:
• The parasitic resistance and capacitance of all diodes and power switches are ne-
glected.
86
Chapter: 4 Section: 4.2
• The parasitic resistance and capacitance of all passive components are neglected.
• The forward voltage drop of all diodes are assumed to be zero.
• The turn ratio n of the coupled inductors windings (transformers T1, T3) is unity.
• The magnetic ﬁeld in the main inductor does not saturate.
• The magnetising inductance of the coupled inductors for both transformers have
been integrated to the primary winding.
The circuit analysis can be simpliﬁed by representing the entire converter circuit as
two sub-circuits or two stages. The ﬁrst stage is the buck stage, the second is the boost
stage. The circuits for buck and boost stages are shown in ﬁgures 4.2, 4.3 respectively.
Ls1
L2
Vin
Lp1S1
Ci
_
+
Boost Stage
   & Load
D1 D2
T1
Figure 4.2: Buck Stage of the Proposed Buck-Boost DC-DC Converter
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Figure 4.3: Boost Stage of the Proposed Buck-Boost DC-DC Converter
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Figure 4.4: On State of Buck Stage
Buck stage : The buck stage is shown in ﬁgure 4.2, in this stage there are two
states:
 On state, [S1 on, D1, D2 oﬀ]: When the switch S1 is turned on, the energy
starts ﬂowing through the primary winding Lp1, in the meanwhile the capac-
itor Ci provides a parallel path for energy to ﬂow into the secondary winding
Ls1. Both energy paths are merged together in the common point of the cou-
pled inductors just at the main inductor L2. As a consequences both diodes
D1 and D2 are now oﬀ. Some energy is stored in both sides of the coupled
inductors (the primary and the secondary windings of the transformer T1) and
the capacitor Ci. The equivalent circuit of this case with all currents paths
is shown in ﬁgure 4.4. The current of the main inductor L2 is the sum of the
both sides of the coupled inductors currents.
 Oﬀ state, [S1 oﬀ, D1, D2 on]: Once the switch S1 is going to switch oﬀ, the
energy releasing process is started. The capacitor Ci starts discharging its
energy instantaneously to the primary winding Lp1. The secondary winding
Ls1 releases its energy to the capacitor Ci, whilst the primary winding re-
leases some of the stored energy to the main inductor L2. The time constant
of discharging the capacitor is crucial to avoid any discontinuity of the cur-
rent ﬂowing to the primary winding Lp1. The capacitor in this case is much
faster than any particular diode available to overcome the problem of delay in
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conduction due to the required conduction time by any used diode. Once the
diode D1 starts to conduct it will provide with the capacitor Ci an additional
path for current to ﬂow alongside with the current path of schottky diode D2.
The equivalent circuit of this case with all currents paths is shown in ﬁgure
4.5.
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Figure 4.5: Oﬀ State of Buck Stage
The current of the main inductor L2 is the sum of both diodes currents D1
and D2. This arrangement ensures a continuous ﬂow of current in the coupled
inductors and the main inductor even with oﬀ time of the switch S1. As a
results of this conﬁguration, there is a small eﬀect of the back e.m.f induced in
the couple inductors and the main inductor L2 of the buck stage. All actual
currents waveforms are presented in 4.5.
Boost stage : The boost stage is shown in ﬁgure 4.3. The output voltage and
current of the buck stage now becomes the source of this stage. This stage also has
two states:
 On state, [S2, D4 on, D3 oﬀ]: When the switch S2 is turned on, the main
current which is the output current of the buck stage will split into two.
This is due to the eﬀect of the unity turn ratio transformer T3 (the coupled
inductors Lp3 and Ls3). The currents in both the primary winding Lp3 and
the secondary winding Ls3 have the same magnitude. Once the voltage on
89
Chapter: 4 Section: 4.2
the anode of the diode D4 is equal to the output voltage, this diode becomes
forwards biased. The secondary winding of the transformer T3 now provides
a path for energy to ﬂow into the load side through diode D4. This results in
diode D3 being turned oﬀ as the output voltage is now applied on its cathode.
The equivalent circuit of this case with all currents paths is clearly illustrated
in ﬁgure 4.6.
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Figure 4.6: On State of Boost Stage
 Oﬀ state, [S2, D4 oﬀ, D3 on]:
When the switch S2 is turned oﬀ, the diode D3 becomes forwards biased once
the voltage on its anode is equal to the output voltage. The main current then
goes directly to the load side through diode D3. The output voltage is now
applied on the cathode of diode D4 which results in diode D4 being turned oﬀ.
The equivalent circuit of this case with all currents paths is shown in ﬁgure
4.7.
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Figure 4.7: Oﬀ State of Boost Stage
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4.3 Transfer Function
The proposed converter can work as just a buck, boost, or buck-boost converter according
to the applied set of duty cycles for the switches S1 and S2. The transfer function of the
buck-boost converter at steady state condition and CCM of operation is presented here.
It can be derived by getting the rate of change of the converter current in four diﬀerent
cases. The converter current means the current ﬂowing in the main inductor iL2 .
These cases represent the logical permutations of both power switches S1 and S2. By
returning to the full circuit diagram of the proposed converter in ﬁgure 4.1, these four
states can be described as follows:
Starting with the deﬁnitions of the key variables in this derivation:
imax is the maximum value of iL2 ,
imin is the minimum value of iL2 ,
α, β are intermediate values of iL2 ,
α > imin, β < imax,
t1 is the time duration of case 1,
t2 is the time duration of case 2,
t3 is the time duration of case 3,
t4 is the time duration of case 4,
t1 + t2 + t3 + t4 = T ,
T is the full time period of one frequency cycle.
A schematic diagram of the inductor current during one complete cycle of switching
frequency and indicating all time durations of the four cases with their current gradients
(slopes) and amplitudes are shown in ﬁgure 4.8.
• Case 1: [S1: On, S2: Oﬀ, 0 < t ≤ t1], When the switch S1 is turned on during
this period, the supply voltage is connected to the buck stage. Diodes D1, D2 and
D4 are all being turned oﬀ, while diode D3 is being forwards biased. The input
current here is equal to the output current.
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Figure 4.8: Inductor Current Waveform
iin = iL2 (4.1)
VL2 = Vin − Vout = L2 diin
dt
(4.2)
L2
diin
dt
= L2
(α− imin)
t1
(4.3)
Vin − Vout = L2 (α− imin)
t1
(4.4)
Where, iin is the input current, Vin is the supply voltage, Vout is the output voltage,
VL2 is the voltage across the main inductor L2.
• Case 2: [S1: On, S2: On, t1 < t ≤ t2], When switches S1 and S2 are both turned
on during this period, both the supply voltage and the boost stage are being
connected. Due to the eﬀect of the transformer T3, the input current to the boost
stage is divided into two currents with the same magnitude.
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The diode D4 is being forwards biased, while diodes D1, D2 and D3 is are all being
turned oﬀ during the period of case 2.
iin = iL2 (4.5)
VL2 = Vin − Vout
2
= L2
diin
dt
(4.6)
L2
diin
dt
= L2
(imax − α)
t2
(4.7)
Vin − Vout
2
= L2
(imax − α)
t2
(4.8)
• Case 3: [S1: Oﬀ, S2: On, t2 < t ≤ t3], When the switch S1 is turned oﬀ during this
period, the supply voltage is being disconnected from the the buck stage, while
diodes D1, D2 are being forwards biased. The boost stage here is still connected
as the status of switch S2 would not change during this period. Diodes D3 and D4
are also still unchanged during case 3.
iin = iL2 (4.9)
VL2 =
Vout
2
= L2
diin
dt
(4.10)
L2
diin
dt
= L2
(imax − β)
t3
(4.11)
Vout
2
= L2
(imax − β)
t3
(4.12)
• Case 4: [S1: Oﬀ, S2 : Oﬀ, t3 < t ≤ t4 ], During this case, both the supply voltage
and the boost stage are being disconnected. Diodes D1, D2 and D3 are all being
forwards biased, while diode D4 is being reverse biased. The input current here is
equal to the output current.
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iin = iL2 (4.13)
VL2 = Vout = L2
diin
dt
(4.14)
L2
diin
dt
= L2
(β − imin)
t4
(4.15)
Vout = L2
(β − imin)
t4
(4.16)
At steady state condition with CCM of operation, the rise in current during case 1
and case 2 should equal the fall in current during case 3 and case 4.
[(α− imin) + (imax − α)] L2 = [(imax − β) + (β − imin)] L2 (4.17)
Dividing both sides of (4.17) by L2 and by substitution in (4.4), (4.8), (4.12) and
(4.16), the equation of (4.17) can be formulated as follow
[
(Vin − Vout) t1 + (Vin − Vout
2
) t2
]
=
[
(
Vout
2
) t3 + (Vout) t4
]
(4.18)
Then,
(t1 + t2) Vin =
[
(t1 + t4) +
1
2
(t2 + t3)
]
Vout (4.19)
Deﬁning:
D1, D2 are the duty cycles of switches S1, S2 respectively, D1, D2 can be expressed as
below
D1 =
(t1 + t2)
(t1 + t2 + t3 + t4)
(4.20)
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D2 =
(t2 + t3)
(t1 + t2 + t3 + t4)
(4.21)
And,
(1−D2) = (t1 + t4)
(t1 + t2 + t3 + t4)
(4.22)
By Substitution of (4.20), (4.21) and (4.22) in (4.19)
D1 Vin = (1−D2 + 1
2
D2) Vout (4.23)
The overall duty cycle of the proposed buck-boost converter can be expressed as in
(4.24).
Vout
Vin
=
D1
(1− D2
2
)
(4.24)
4.4 Experimental Set-up
The prototype circuit of the new converter has been fabricated and tested. The layout
of the prototype circuit of the proposed buck-boost DC-DC converter is shown in ﬁgure
D.1 in appendix D. A single control circuit has been used to generate two diﬀerent
control signals which are used to ﬁre two MOSFET driver circuits. The Micro-controller
(STM32F4 High-Performance Discovery Board) is used for this purpose. Two N-channel
MOSFETs have been used as switching devices S1 and S2 with two high-side MOSFET
drivers to drive them. The function of the control circuit is to generate diﬀerent sets
of the duty cycles D1 and D2 for the switches S1 and S2 respectively. The sets started
from 5% for both duty cycles and end up with 90% for the buck and 80% for the boost,
step-up by 5% or 10%. A full range of the boost duty cycle (from 5% up to 80%) for
each step of top-up for the buck duty cycle have been undertaken. This is to ensure a
comprehensive understanding the performance of the proposed converter.
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The parameters values of the converter circuit which are used in this experimental
set-up are presented in table 4.1.
Table 4.1: Experimental Set-up Parameters
Parameter Value
Lp1, Ls1 98µH
Lp3, Ls3 234µH
L2 3.54mH
Ci 4.8µF
Co 112µF
4.5 Experimental Results of Case Studies
To prove the validity of the proposed converter architecture a range of case studies have
been undertaken. The practical results of the buck-boost operation only is presented in
this section. In order to clarify the actual current waveforms of the new converter and
to verify the principles of operation mentioned in 4.2.2, four case studies are presented
in this section.
The applied supply voltage, duty cycles of switches S1, S2 and the connected loads
for all four cases are presented in table 4.2.
The same parameters values of the the converter circuit presented in table 4.1 have
been used in all case studies.
Table 4.2: Cases Studies Testing Conditions
Case Study Vin Rload D1 D2
1 14V 11Ω 50% 50%
2 14V 11Ω 70% 70%
3 14V 22Ω 50% 50%
4 14V 22Ω 70% 70%
In order to facilitate the follow up of energy ﬂow process and currents distribution in
the circuit, full converter circuit diagram with all currents paths (with red arrows) are
shown in ﬁgure 4.9.
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Figure 4.9: Circuit Conﬁguration of the Proposed Converter with All Currents Paths
4.5.1 Case Study 1
The experimental current waveforms of the buck stage are shown in ﬁgures 4.10, 4.11
respectively. The primary and secondary winding currents of T1, main inductor current
and the gate signal of switch S2 are shown in ﬁgure 4.12, while the current waveforms
of the boost stage and the output current are all shown in ﬁgure 4.13. The measured
eﬃciency for this particular case is 95.6%.
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Figure 4.10: Experimental Current Waveforms of Case Study 1: (a) input current, (b)
primary winding current of T1, (c) secondary winding current of T1
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Figure 4.11: Experimental Current Waveforms of Case Study 1: (a) current of capacitor
Ci, (b) current of diode D1, (c) current of diode D2,
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Figure 4.12: Experimental Current Waveforms of Case Study 1: (a) primary and sec-
ondary winding currents of T1, (b) main inductor current L2, (c) switching signal of
switch S2
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Figure 4.13: Experimental Current Waveforms of Case Study 1: (a) current of diode D3,
(b) current of diode D4, (c) output current iout
4.5.2 Case Study 2
The experimental current waveforms of the buck stage are shown in ﬁgures 4.14, 4.15
respectively. The primary and secondary winding currents of T1, main inductor current
and the gate signal of switch S2 are shown in ﬁgure 4.16, while the current waveforms
of the boost stage and the output current are all shown in ﬁgure 4.17. The measured
eﬃciency for this particular case is 95.3%.
The other two case studies are presented in appendix E.
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Figure 4.14: Experimental Current Waveforms of Case Study 2: (a) input current, (b)
primary winding current of T1, (c) secondary winding current of T1
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Figure 4.15: Experimental Current Waveforms of Case Study 2: (a) current of capacitor
Ci, (b) current of diode D1, (c) current of diode D2,
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Figure 4.16: Experimental Current Waveforms of Case Study 2: (a) primary and sec-
ondary winding currents of T1, (b) main inductor current L2, (c) switching signal of
switch S2
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Figure 4.17: Experimental Current Waveforms of Case Study 2: (a) current of diode D3,
(b) current of diode D4, (c) output current iout
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4.6 Simulated Results of Case Studies
A simulation model for the circuit conﬁguration of the proposed buck-boost DC-DC
converter has been implemented. The layout of the simulation model of this converter
using LT spice IV 4.22 is shown in ﬁgure D.2 in appendix D. The same design parameters
of the prototype circuit mentioned in table 4.1 have been used in this model. In order to
conﬁrm the practical results of the case studies presented in 4.5, the simulation model
of the converter has been examined with the same case studies presented in table 4.2.
Testing conditions mentioned in table 4.2 have been also applied during the simulation of
this model. The only diﬀerence between the practical and the simulated measures is the
absence of current sensors in this model. Current sensors are necessary in the prototype
circuit in order to capture the current waveforms. This results in a slim margin between
the practical and the simulated results. From the results of the simulated case studies
shown below, it is clear that the simulated results are in accordance with practical results
and highly compatible.
4.6.1 Case Study 1
The simulated current waveforms of the buck stage are shown in ﬁgures 4.18, 4.19 re-
spectively. The primary and secondary winding currents of T1, main inductor current
and the gate signal of switch S2 are shown in ﬁgure 4.20, while the current waveforms of
the boost stage and the output current are all shown in ﬁgure 4.21.
4.6.2 Case Study 2
The simulated current waveforms of the buck stage are shown in ﬁgures 4.22, 4.23 re-
spectively. The primary and secondary winding currents of T1, main inductor current
and the gate signal of switch S2 are shown in ﬁgure 4.24, while the current waveforms of
the boost stage and the output current are all shown in ﬁgure 4.25.
The other two case studies are presented in appendix F.
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Figure 4.18: Simulated Current Waveforms of Case Study 1: (a) input current, (b)
primary winding current of T1, (c) secondary winding current of T1
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Figure 4.19: Simulated Current Waveforms of Case Study 1: (a) current of capacitor Ci,
(b) current of diode D1, (c) current of diode D2,
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Figure 4.20: Simulated Current Waveforms of Case Study 1: (a) primary and secondary
winding currents of T1, (b) main inductor current L2, (c) switching signal of switch S2
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Figure 4.21: Simulated Current Waveforms of Case Study 1: (a) current of diode D3,
(b) current of diode D4, (c) output current iout
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Figure 4.22: Simulated Current Waveforms of Case Study 2: (a) input current, (b)
primary winding current of T1, (c) secondary winding current of T1
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Figure 4.23: Simulated Current Waveforms of Case Study 2: (a) current of capacitor Ci,
(b) current of diode D1, (c) current of diode D2,
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Figure 4.24: Simulated Current Waveforms of Case Study 2: (a) primary and secondary
winding currents of T1, (b) main inductor current L2, (c) switching signal of switch S2
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Figure 4.25: Simulated Current Waveforms of Case Study 2: (a) current of diode D3,
(b) current of diode D4, (c) output current iout
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4.7 Experimental Results and Discussion
In order to clarify the performance of the proposed converter, the system performance
has been examined. The practical results of a range of cases (using 7 V input and a 22Ω
load, 14 V input and a 44Ω load, and 20 V input with 66Ω load) at 100 kHz switching
frequency is presented in ﬁgure 4.26.
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Figure 4.26: Experimental Results of a Range of Case Studies
A full range of duty cycle sets for switches S1 and S2 as mentioned in 4.4 has been
used for each of these cases. The results conﬁrm the validity of (4.24). The y axis
represents the ratio y = Vout
Vin
, whereas the x axis is the duty cycle. For clarity the line
y = x, which represent (4.24) is also provided.
Figure 4.26 showed clearly the linearity performance of the proposed system and how
does it work with a variety of duty cycles and loading conditions. Also it showed there is
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very small deviation in some test points from the equality line of the analytical derived
duty cycle. This deviation being more noticeable when the duty cycle of the boost switch
S2 skips the value of 50%. The results veriﬁed the compatibility between the analytical
and practical results of the proposed converter. It also can be considered as a good
indicator for the slim rate of noise and losses in this circuit.
The eﬃciency measurements for a selected case study from the above three cases
(using 20 V input and a 66Ω load) have been done. The measured eﬃciency curve for
this case under various output power is shown in ﬁgure 4.27. Figure 4.27 showed the
measured eﬃciency points and the best ﬁt curve that connecting all measured points for
this case study.
Although, the eﬃciency curve showed high eﬃciency performance is achieved with the
new converter architecture, further investigations and analysis to determine the design
parameters of this circuit with a better components choice can result in making this
circuit to work more eﬃciently.
4.8 The Transient Response
Figures 4.28, 4.29, are the turn On and turn Oﬀ transient response of the proposed
converter respectively. The same parameters values of table 4.1 have been used in this
test points. The input voltage of 20V and a load of 66Ω at 100 kHz switching frequency
with 30% duty cycle for both switches have been applied. It is clear that this topology
has little or no transient overshoot even while switching at constant duty cycles and at
a ﬁxed switching frequency.
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Figure 4.27: Measured Eﬃciency Versus Output Power
 0
 1
 2
 3
 4
 5
 6
 7
 8
 9
 10
-0.004 -0.002  0  0.002  0.004  0.006  0.008  0.01
V
ol
ta
ge
Time
Turn On
Figure 4.28: Turn On Transient
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4.9 Summary
This chapter can be summarized as follows:
• A novel buck-boost DC-DC converter architecture with its transfer function is
presented in this chapter.
• This converter utilises the close inversely-coupled inductors topology in both its
conversion stages (buck and boost).
• In buck stage, this topology with additional passive component (capacitor) con-
nected across the free terminals of coupled inductors and in series with a normal
diode can work as a passive clamped circuit.
• The function of the passive clamped circuit is to recycle the leakage energies of
the coupled inductors which results in an eﬃciency improvement of the power
converter. Also, this circuit is used to clamp the large voltage spikes (due to the
impedance buﬀer provided by the coupled inductors) in order to limit the voltage
stress on the main switch S1.
• This conﬁguration ensures a continuous ﬂow of current through the buck stage
even with the oﬀ time of the buck switch S1. This results in a reduction in the
back e.m.f induced in the main inductor and thus reducing the switching noise.
• The close coupled inductors arrangement also been utilised in the boost stage to
ensure a continuous output current by providing an alternative (parallel) path for
energy to ﬂow during the on time of boost switch S2.
• The prototype circuit of the proposed converter has been fabricated and tested.
• A simulation model for the circuit conﬁguration of the new converter also has been
done using LT spice IV 4.22.
• The proposed architecture has been veriﬁed the simulated and the experimental
results.
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• The practical results conﬁrmed the validity of the transfer function with a range
of case studies have been included in this work.
• The highest achieved eﬃciency observed in the experiments is 97.7% while the
average eﬃciency for selected test points is 95.85%.
• This work has been published in [85].
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Conclusions and Future Work
5.1 Conclusions
The aim of this dissertation is to investigate the AC to DC power conversion in single
phase systems. Improving AC to DC power conversion is of increasing concern due to the
rapidly growth in a wide variety of applications that use direct current and in diﬀerent
power levels starting from a few watts as in chargers of personal IT devices and upto a
few mega watts as in converters for distributed generation systems.
• The ﬁrst phase of this research is focused on the investigations to ﬁnd a new
approach of AC to DC rectiﬁcation in single phase systems.
A novel single phase rectiﬁcation technique with a new architecture and control
strategy is proposed. This technique is characterised by simplicity in design and
reduced complexity in control scheme.
The circuit conﬁguration of the proposed rectiﬁer is simple in construction and
reliable. This rectiﬁer consists of switched capacitor branch in parallel with the
output of the diode bridge rectiﬁer. The switched capacitor branch includes a
capacitor and a bidirectional switch arranged in series so that the switch can control
the charging and discharging of the capacitor. The circuit structure of the proposed
switch-cell (bidirectional switch) uses two MOSFETs and a diode pair.
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The control scheme that controls the action of the switch-cell is based on a simple
and uncomplicated idea. This idea is based on choosing a threshold level for the
output voltage of the rectiﬁer. When the output voltage of the bridge rectiﬁer is
rising and it is above that threshold level, the switch is closed so that the capacitor
charges and the load is supplied from the output of the bridge rectiﬁer. When the
output of the bridge rectiﬁer is falling and it is above the threshold level, the switch
is opened so that the capacitor is isolated from the load and it is fully charged,
while the load still being supplied by the output of the bridge rectiﬁer. When the
output of the bridge rectiﬁer is falling and it is below the threshold level, the switch
is closed so that the load is served by discharging the capacitor, while the supply
is automatically disconnected through the diodes of the bridge rectiﬁer.
The new rectiﬁer architecture provided no switching action (switching free) in the
path of the rectiﬁer current. Switching is only required in the parallel branch. This
makes the rectiﬁer very useful when is used in medium and high power applications
as there is no more switching losses caused by extra switches in the path of the
line current.
This rectiﬁer allows to obtain high input power factor and thus higher eﬃciency to
be achieved. The current harmonics generation is suppressed resulting in a lower
level of harmonic content of the line current of the rectiﬁer. The new architecture
provides a reduction in the size of the DC side capacitor. This reduction can
be as low as less than 10% of the size of the typical smoothing capacitor in the
conventional single phase rectiﬁer. The size of the smoothing capacitor restrict the
increase in power density of the conventional rectiﬁer system. The new rectiﬁer
now allows the possibility to increase the power rating of such loads to a higher
values.
The prototype circuits of the proposed and the conventional rectiﬁers have been
designed, fabricated and tested. A wide range of case studies have been undertaken
to prove the validity of the new rectiﬁer.
A comparison between the performances of the conventional and the proposed
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rectiﬁers have been done by conducting two case studies under an identical testing
conditions. The main disadvantage with the use of the conventional system is the
low input power factor, typically between 0.3− 0.6. Also, the presence of the large
smoothing capacitor results in the generation of a large line current harmonics
injected to the utility AC supply networks which has a serious impact on the safe
operation of other equipment or devices.
The proposed rectiﬁcation technique has many features over the classic and the
modiﬁed Valley ﬁll circuit. These features are the ability of changing the conduction
time of the line current freely. This can be done by adjusting the right threshold
level that ensures the desired conduction time and thus the required power factor.
The other feature is the ability of charging the DC side capacitor with nearly the
peak value of the supply voltage. This results in a bigger amount of charge and
thus an energy which can be stored into the capacitor and then supplied to the
load.
The results proved the ability of the new technique to obtain a high input power
factor. This is achieved with a reduced size capacitor in the DC side of the rectiﬁer.
The proposed technique provided a reduction in the size of the DC side capacitor.
This reduction is depending on the selected design parameters of the rectiﬁer circuit
and strongly depended on the value of the DC reference level (threshold level).
The threshold level also determines the ripple in the output voltage of the rectiﬁer,
so lower values of the threshold level will end-up with a large ripple in the output
voltage. A trade oﬀ between the threshold level and an acceptable value of the
ripple in the output voltage should rely in order to get a compromise solution to
the ripple at the output of this rectiﬁer. This is to ensure any further DC-DC
conversion has a deﬁned minimum and maximum input voltage range.
Woodward's notation is used to represent the line current in the AC side analysis
of both rectiﬁers (proposed and conventional). Woodward's notation applied to
chopped waveforms is considered a powerful method in analysing piecewise wave-
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forms in terms of Fourier series expansion, Fourier Transform, and the frequency
spectrum.
The harmonic analysis showed a lower harmonic content of the line current of the
proposed technique with lower THD. The reduction in the harmonic content of the
line current depends on the selected values of the voltage ratio (threshold level to
the peak value of the supply voltage).
The performance analysis of the new technique showed that the best results can
be obtained from this rectiﬁer with a lower values of the voltage ratio. This is very
desirable for a wide variety of applications. This work has been published in [83]
and [84].
• The second phase of this research is focused on the DC-DC conversion architectures.
A novel buck-boost converter architecture using close-coupled inductors with its
transfer function is proposed.
Coupled inductor is one of the essential component in power electronics circuits
and plays a key role in the DC-DC converters. Converters utilises the coupled
inductors topology can achieve a higher power density with a better performance.
According to the way that the coupled inductors are coupled, whether they are
directly or inversely coupled, the way they are made, whether they are loosely or
interleaved wound and whether they are placed on two magnetic cores or combined
on the same magnetic core, the characteristics and the performance of each single
case will be diﬀerent.
The entire circuit of the new converter can be represented as two phases or stages
(buck and boost). This circuit comprises a single power switch for each stage
and single main inductor which is shared between the two stages. The proposed
converter utilises close inversely-coupled inductors topology in both its conversion
stages. It beneﬁted from this topology in two diﬀerent ways.
In buck stage, this topology with additional passive component (capacitor) con-
nected across the free terminals of coupled inductors and in series with a normal
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diode can work as a passive clamped circuit. The function of the passive clamped
circuit is to recycle the leakage energies of the coupled inductors which results in an
eﬃciency improvement of the power converter. Also, this circuit is used to clamp
the large voltage spikes (due to the impedance buﬀer provided by the coupled
inductors) in order to limit the voltage stress on the main switch.
This conﬁguration ensures a continuous current ﬂow through the buck stage even
with the oﬀ time of the buck switch. This results in a reduction in the back e.m.f
induced in the main inductor and thus reducing the switching noise.
The switching noise resulting from the back e.m.f induced in the main inductor is
considered as a major drawback in the conventional step-down converter circuits
which causes large switching losses and results in high voltage stress on the power
switch. These loses are often dissipated as heat, which requires an additional
facilities to be added to the converter circuit and thus an increase in the size
and cost of such converters. Furthermore, the outputs of the converter(current
and voltage) are aﬀected by the switching noise. This can be described as in the
modulation in the communication systems where the noise signal is modulated over
the converter outputs (the carrier signal).
The close coupled inductors arrangement also been utilised in the boost stage to
ensure a continuous output current by providing an alternative (parallel) path for
energy to ﬂow during the on time of boost switch.
The ﬁrst energy path can be formed by connecting the the output of the buck
stage to the load side through a diode. The other path of energy can be formed by
connecting the common point of the coupled inductors to the output of the buck
stage, then the free end of one inductor is connected to the power switch of the
boost stage, while the free end of the other inductor is connected to the load side
through a diode. By this way, the two parallel paths are exchanged the delivery of
energy to the load side during the on and oﬀ states of the boost switch.
The proposed DC-DC converter can work as just a buck, boost, or buck-boost
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converter according to the applied set of duty cycles for the power switches S1 and
S2. The transfer function of the buck-boost converter in CCM of operation and
steady state conditions is presented. This transfer function is derived by getting
the rate of change of the converter current in four diﬀerent cases. These cases
represent the logical permutations of both power switches of the converter.
The prototype circuit of the proposed converter has been fabricated and tested.
The practical results conﬁrmed the validity of the transfer function with a range of
case studies have been included in this work. However, the results showed there is
a small deviation in some test points from the equality line of the duty cycle. This
deviation being more noticeable when the duty cycle of the boost switch skips the
value of 50%. A simulation model for the circuit conﬁguration of the new converter
has been done using LT spice IV 4.22. In order to conﬁrm the practical results,
the simulation model has been examined with a range of case studies. The same
design parameters of the prototype circuit and an identical testing conditions of
the practical case studies have been applied during the simulation of this model.
The proposed architecture has been veriﬁed the simulated and the experimental
results.
The new topology strongly reduce the noise and thus the losses that usually ac-
companies the conventional buck and boost converter circuits. This results in high
power conversion eﬃciency for this kind of converters dealing with a wide range
of supply voltages and serves a wide variety of applications. The highest achieved
eﬃciency observed in the experiments is 97.7% while the average eﬃciency for
selected test points is 95.85%. Although, the measured eﬃciency showed a high
eﬃciency power conversion has been achieved with the new converter architecture,
further investigations can be done to determine the sources of loss in this circuit
which can result in making this circuit to work more eﬃciently.
The new topology provides a reduction in the voltage stress of the power switches
due to the impedance buﬀer provided by the coupled inductors. Moreover, the new
architecture has little or no transient overshoot even while switching at constant
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duty cycles and at a ﬁxed switching frequency.
Finally, the proposed architecture provides a reduction in the total volume, weight
and losses of the magnetic components used as both inductors (the coupled induc-
tors) have been placed on the same magnetic core.
5.2 Future Work
The suggestions for the future work can be identiﬁed as in two groups:
5.2.1 The Rectiﬁcation Technique Presented in Chapter 3
• The circuit conﬁguration of the bidirectional switch can be modiﬁed in order to
reduce the charging current during the charging mode (mode 1).
• This modiﬁcation can be done by using a ﬁxed (constant) charging current circuit
placed in the charging side of the bidirectional switch and works during the entire
period of mode 1.
• Another modiﬁcation can be also useful for this purpose by connecting a small
inductor in the path of the charging current (the charging side of the bidirectional
switch) just before the capacitor with a free-wheeling diode connected across the
capacitor and in series with this inductor. This arrangement would particularly
suitable for use in conjunction with a higher frequency supplies, as the higher
frequencies would allow the use of smaller inductor.
• The use of silicon carbide diode instead of the normal diode in building the circuit
of the bidirectional switch. This diode has no reverse current, this current is the
reason for some diﬃculties in the control of bidirectional switch circuit.
• A DC-DC converter connected in parallel with the output of the new rectiﬁer in
order to reduce the ripple of the output voltage and to deliver a level DC voltage
to the connected load.
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• Depending on the applied topology of the DC-DC converter, the output DC voltage
that delivered to the load could be larger or smaller than the threshold level.
• A new prototype circuit of this rectiﬁer in higher power scale can be designed and
tested, in order to investigate the eﬀects of the parasitic capacitance and inductance
of the power switched and diodes on the performance of the proposed rectiﬁer.
• An investigation can be done to ﬁnd out how much this technique is feasible and
applicable in three-phase four wires systems. This can be done through the imple-
mentation of three-single modules of the new rectiﬁer and tested with a three-phase
four wires power supply.
5.2.2 Buck-Boost DC-DC Converter Presented in Chapter 4
• The investigations to utilise the DC output of the proposed single phase rectiﬁer
in chapter 3, as the DC input to the proposed buck-boost converter presented in
chapter 4.
• The use of Micro-controller (STM32F4 High-Performance Discovery Board) to con-
trol the work of the entire circuit (the rectiﬁer and the DC-DC converter). This
168 MHz Micro-controller is 32− bit product range that combines very high per-
formance and provides a large number of features, like the capability of precise
monitoring and control with storage and debugging facilities built on the same
motherboard. This can oﬀer the capability to perform the required control action
in order to maintain a stable and accurate output to the connected load.
• Further investigations in the boost stage of the proposed buck-boost converter in
order to ﬁgure out the reasons of the non-linear performance of this stage when
the applied duty cycle of the boost switch skips the value of 50%.
• An investigation can be done to determine the sources of loss in the converter circuit
which can result in make this circuit work more eﬃciently. These investigations
will include the analysis to determine the design parameters of the converter circuit
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with a better component choice. This has to be done in conjunction with the work
to specify the limits of the appropriate bandwidth of switching frequencies which
ensures a better performance with the speciﬁed design parameters.
• A new prototype circuit of this converter in higher power scale can be designed and
tested, in order to investigate the eﬀects of the parasitic capacitance and inductance
of the power switched and diodes on the performance of the proposed converter.
• An investigation can be done to ﬁnd out the feasibility and the applicability of
this topology in three-phase four wires systems. this can be done through the
implementation of three-single modules of the DC-DC converter and tested with a
three-phase four wires power supply.
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Abstract-A single phase rectification technique with a new 
architecture and control scheme is proposed. The new circuit is 
constructed by connecting a single bidirectional switch and capac­
itor in parallel to the diode bridge rectifier. The control strategy is 
carefully designed to maintain a high input power factor, provide 
a reduction in the size of the DC side capacitor and reduce 
the line current harmonics compared with the conventional 
rectifier. Circuit configuration, design parameters, principles of 
operation and the mathematical analysis are presented. The AC 
side harmonics analysis is done using Woodward's notation which 
applies to chopped waveforms. The proposed concept is verified 
by the experimental results of a case study. 
Index Terms-power density; rectification power rating 
1. INTRODUCTION 
The enormous increase in non-linear loads connected to the 
utility power systems represent a serious challenge because of 
the pulsating withdrawn current. This result in huge harmonics 
on the AC side and thus reducing the power networks capacity 
and ability to absorb loads. 
Harmonics are responsible for exposing the utility to a poor 
power factor and significant increase in losses and thus reduces 
power networks efficiency. 
The reason behind this current harmonics phenomenon is 
the large smoothing capacitor required to reduce the power 
ripple in the DC side of the rectifier. The size of this capacitor 
restricts the capability of increasing the power density of such 
loads. 
One of the widely used non liner loads is the conventional 
single phase rectifier. [1]-[3] Presents an input filter in series 
to the AC power supply of the bridge rectifier. The size, 
fixed compensation, resonance and losses considerations of 
the passive components remains the main drawbacks of these 
architectures [4]. 
Research [5]-[8] participated the same main idea of using 
shunt (PFC) boosting techniques to compensate the harmonic 
current drawn by the conventional single phase rectifier. [9]­
[13] shared the key point of using shunt active power filter 
techniques to compensate for harmonic current of the conven­
tional rectifier. 
978-1-4799-0073-2/13/$31.00 ©2013 IEEE 
II. THE PROPOSED TECHNIQUE 
A. Circuit Configuration 
The circuit configuration of the proposed single phase 
rectifier is shown in figure 1. It consists of a branch of one 
bidirectional switch and capacitor connected in parallel to the 
diode bridge rectifier. 
Input 
Voltage 
Freq. = f 
Vrnax =Vpk 
r ---------I I I I <t: � I :� u�: lo;:n 0;:n I I I i ____ ___ oj C 
Fig. l. The Circuit Configuration of The Proposed Rectifier 
R 
The circuit structure of the proposed bidirectional switch is 
shown in figure 2. This switch-cell uses two MOSFETs and 
diode pair. 
Fig. 2. The Structure of The Proposed Bidirectional Switch 
The design parameters which they used to determine and 
evaluate the system performance in this technique are illus­
trated in table I 
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TABLE I 
TI·IE DESIGN PARAMETERS 
Parameter Definition 
Vpk The peak value of A.C. supply voltage (Vmax) 
Vrej The selected reference D.C. voltage level 
The supply voltage frequency 
R The applied resistive load 
B. Principles of Operation 
The principles of operation of the proposed rectifier can 
be illustrated as shown in figure 3. The control scheme that 
governs the action of the bidirectional switch has divided the 
operation of this rectifier into three operating conditions or 
three modes. 
_VJ?k ________ i 
I 
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Fig. 3. The Operating Zones of The Proposed Technique 
Modes are defined by the supply voltage (the output voltage 
from the bridge rectifier) in relation to the Reference DC level. 
MODE 1 : When the instantaneous value of the supply 
voltage is increasing and it is greater than or equal to the 
Reference DC level. In this Mode, 
The bidirectional switch (side A) is now turned On, 
and (side B) is Off. 
The load and the capacitor are now both connected 
to the supply voltage. 
This mode continues until the instantaneous value of the 
supply voltage reaches it's maximum value. 
MODE 2 : When the instantaneous value of the supply 
voltage is decreasing and it is greater than or equal to the 
Reference DC level. In this Mode, 
The bidirectional switch (side A and side B) are both 
off. The capacitor is disconnected from the supply 
and it is fully charged. 
The load is still connected to the supply voltage. 
This mode continues until the instantaneous value of the 
supply voltage falls below the Reference DC level. 
MODE 3 : When the instantaneous value of the supply 
voltage is less than the Reference DC level. In this Mode, 
The bidirectional switch (side B) is turned On, and 
(side A) is Off. 
The capacitor is connected to the load, and the load 
current is completely served by the capacitor, while 
the supply is automatically disconnected through the 
diodes of the bridge rectifier. 
This mode continues until the instantaneous value of the 
supply voltage in the next incoming half cycle becomes 
greater than or equal to the Reference DC level. Then 
leads to MODE 1. 
As a result of this circuit configuration and switching 
scheme, the analytical line current waveform will be as shown 
in figure 4. 
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Fig. 4. The Analytical Line Current Waveform of The Proposed Rectifier 
Where, tT is the full cycle time of the supply voltage, ta is 
zero line current period in time and it's definition will be in 
the section III. 
This current consists of three periods which come from the 
three modes described above. It can be expressed the line 
current with it's three periods as in the following formula: 
i( t) 
{ 1Pk �8k sin(wt) ta ::; t < itT ItT < t < ItT - t 4 - 2 a 
otherwise 
(1) 
Where, w = 27r f, 1pk is the peak value of the rectangular 
pulse of line current (mode 1), 18k is the peak value of the 
sinusoidal piecewise of line current (mode 2). 
The value of the output voltage of the proposed rectifier can 
be expressed as in (2) and the average DC output voltage is 
given by (3). 
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V 
_ { VPk sin(wt) 
out - 2ta Vpk e-cFl. 
2 
VDC=­tT 
Where, C is the capacitance of the storage capacitor. 
(2) 
(3) 
III. AC SIDE ANALYSIS 
To clarify the performance of the proposed technique, the 
harmonics analysis of the rectifier line current is done using 
Woodward's notation [14]. Woodward's notation is considered 
a powerful method in analysing piecewise waveforms in terms 
of Fourier series expansion, Fourier transform, and frequency 
spectrum. It is simplifies and makes it easier to deal with 
complicated waveforms like chopped waveforms or waveforms 
composed of different shapes. 
AC side analysis also included the derivations to determine 
the size of the DC bus capacitor and the input power factor. 
• The definitions of Woodward's notation can be expressed 
in the following formula: 
Rect(t) = R(t) 
Sinc(f ) = S(f) 
- � < t < +� 
t = ±� 
1 d 1 X < -2 an x> 2 
{ lSin;;f) f =J 0 
f=O 
(4) 
(5) 
The Fourier Transform of the Rect and Sinc pulse can 
then be expressed as follows 
Rect(t) q Sinc(f ) (6) 
Rect (� ) q I W I Sinc(W j) (7) 
C-a) Rect --w- q I W I Sinc(W j)e-i27ra! (8) 
Where W is the pulse width in time, a is the pulse width centre in time, f is the frequency, i is the complex 
operator i = J=I. 
• The line current waveform which is shown in figure 4, 
can be built using the Rect function and an expression for 
the portion of the waveform that is a chopped sinusoid. 
The process of obtaining the expression for the chopped 
sinusoid is first described here and then it will be applied 
to the full current waveform. 
The waveform of a pure sinusoid is multiplied with a 
train of unity amplitude Rect functions which shown in 
figure 5 can lead to a chopped sinusoid as shown in 6. 
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The Rect pulses for the rectangular pulses of the line 
current are shown in figure 7. 
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Fig. 7. Rect Pulses 
The final waveform is a sum of Rect pulses and the 
chopped sinusoid as shown in figure 8. 
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Fig. 8. The Line Current Waveform of The Proposed Rectifier 
• The mathematical process that describes this procedure 
is as follows 
Given a design parameters, Vpk, Vre!, f, R. 
Defining 
ex is zero line current period in degree, ta is zero line 
current period in time. 
. -1 ( Vref ) ex=sm V. 
pk 
(9) 
(10) 
Using definitions 
R(t,a, W) [ t -a ] Rect --w- (11) 
S (1, a, W) IWI Sinc (W 1) . e-i27raf (12) 
In figure 5, 6, and 7. 
1 W na 
4f +2 
(13) 
3 W 
nb 
4f +2 
(14) 
W (�-t ) 
4f 
a (15) 
ma [ta + 4� ] 0 .5 (16) 
mb = [ta + 4� ] 0 .5 (17) 
The multiplication of the pure sinusoid with the unity 
amplitude Rect pulses leads to the convolution of the 
expressions in the frequency domain. 
Starting with 
IWI Sinc [fW] · e-i27raf 
and convolve it with the frequency domain expression of 
a pure sinusoid of frequency d given by 
i 
"2 [o(d) - o( -d)] 
where o(d) is a Dirac function, d = 50. 
The convolution 
(IWI Sinc [fW] · e-i27raf) * (� [O(d) - O(-d)]) 
where * denotes the convolution operator, leads to 
IWI� [Sinc [(1 + d)W] e-i27ra(f+d) 
-Sinc [(1 - d) W] e -i27ra(f -d) ] 
Thus defining a new function 
Sn (1, a, w, d) = 1� li [Sinc [(1 + d)W] e-i27ra(f+d) 
-Sinc [(1 - d) W] e -i27ra(f -d) ] 
(18) 
This then leads to the following expression for the current 
waveform shown in figure 8. 
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i(t) =Ipk [R (t, ma, W) -R (t, mb, W)] + (19) 
I8k sin(wt) [R (t, na, W) + R (t, nb, W)] 
This then enables to get an expression for the frequency 
domain spectra from inspection as 
I(1) =Ipk [S (1, ma, W) - S (1, mb, W)] + 
I8k [Sn (1, na, W, d) + Sn (1, nb, W, d)] 
(20) 
Assuming the current is periodic, the spectral components 
at integer multiples of f are defined as 
A(n) 
B(n) 
Re[I(1n)] 2f 
- Im[I(1n)] 2f 
(21) 
(22) 
Where, n is an integer, and this results in the following 
Fourier series expansion for i(t, n). 
ih(t, n) = [A(n) cos(wnt) + B(n) sin(wnt)] (23) 
Where, ih is the rms value of the current of harmonic 
order n. n 
i(t, n) = 2:: ih(t, k) (24) 
k=1 
And the magnitude of spectral component at n is given 
by 
S(n) = vi A(n)2 + B(n)2 (25) 
• The capacitance of the storage capacitor can be expressed 
as in the following formula 
At t = itT , 
c = 2 
ta 
In( vpk ) • R 
vref 
I _ C
(Vpk - Vref) 
e - (i. tT - ta) 
(26) 
(27) 
Where, Ie is the current of the storage capacitor. 
And 
Let 
I _ Vpk 8k-R 
1 = (1- Vref) Vpk 
(28) 
(29) 
(30) 
fJ = 
2 ta '1 
In( Vpk )(1 t _ t ) 
(31) 
vee! 4 T a 
The substitution of (26), (27), (28), (30), and (31) in (29) 
will result 
Ipk = I8k [1 + fJ] (32) 
• The input power factor P F can be derived as follows 
Starting with 
PF = 
Pav 
Pva 
(33) 
Where Pav is the average input power, Pva is the Volt­
Amperes. 
Pav = � lT v(t) . i(t) dt (34) 
Where i( t) is as expressed in (19) or it can be expressed 
as in (1), whilst the input voltage is given by 
v(t) = Vpk . sin(wt) (35) 
That leads to the following expression of average input 
power 
Where, 
Pav = Vpk [Ipk . J + 18k . K] (36) 
K = (� _�) + (sin(2wta)) (38) 
4 tT 47f 
The Volt-Amperes 
(39) 
Where, 
(40) 
(41) 
Applying the current expression of (1) in (41), then 
multiplying the result with (40) to get the final expression 
for (39) 
Where, 
E= (�-�) 
2 tT 
(43) 
Applying the expressions of (36) and (42) in (33) to get 
the final expression of input power factor 
PF = 
V2. [(1 +;3) . J + K] 
V(1+f3)2·E+K 
(44) 
IV. THE EXPERIMENTAL SETUP 
The prototype circuit of the proposed rectifier has been 
designed and fabricated. A Single control circuit has been used 
to generate two different control signals which are used to fire 
two MOSFET driver circuits (both sides of the bidirectional 
switch circuit), two N-channel MOSFETs have been used as 
switching devices. 
To prove the validity of the proposed rectifier a case study 
has been undertaken which includes the test of the prototype 
circuit and the AC side analysis of the test results obtained. 
The following design parameters have been applied in the 
experimental setup of the prototype rectifier circuit. 
TABLE II 
ApPLIED DESIGN PARAMETERS IN CASE STUDY 
Parameter Value 
Vpk 17 V 
Vref 6.5 V 
f 50 Hz 
R 12 0 
The analysis in the case presented are verified by the 
experimental results. 
Some approximations to the experimental waveforms of 
current have been made in order to simplify the waveforms. 
These approximations result in an upper limit to the harmonic 
content of the current waveform. The input voltage waveform 
in this section is assumed to be a pure sinusoid, however the 
experimental input voltage waveform is best described as an 
asymmetric-flat-top sinusoid. 
The actual line current waveform is shown in figure 9. 
The three portions of line current which mentioned earlier 
in section II-B are very obvious in this figure but there is 
some unequally in the zero current periods. The reason for 
that is the leakage current which comes from the action of the 
bidirectional switch circuit. This is due to the delay between 
switching on the incoming device (side 1) and switching off 
the outgoing device (side 2). This leakage current would not 
makes any noticeable difference on the rest of the current 
periods. 
The frequency spectrum of the analytical line current is 
shown in figure 10 which illustrates the frequency content up 
to harmonic order of 40. 
The input power factor is obtained by applying the derived 
expression for the power factor and for this case it computed 
as 0.94. 
V. CONCLUSION AND DISCUSSION 
A single phase rectification technique with a new archi­
tecture and control strategy is proposed in this paper. The 
prototype circuit has been designed, fabricated and tested. A 
case study has been undertaken to prove the validity of the 
proposed rectifier. 
The results proved the ability of the new technique to obtain 
a high input power factor 0.94 for the above case study. This 
power factor is obtained with a small capacitor 217 /-IF in the 
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Fig. 10. The Frequency Spectrum of line Current of The Proposed Technique 
DC side of the rectifier. The proposed technique provided a 
significant reduction in the size of the DC side capacitor. This 
reduction is depending on the selected design parameters and 
strongly depended on the value of DC reference level. 
The harmonics analysis for the rectifier line current has 
been done using Woodward's notation applied to chopped 
waveforms. In this analysis the frequency spectrum showed 
that the frequency content has the following features: 
1) Number of existing harmonics have a considerable am­
plitude. As there are just four harmonics orders beyond 
the fundamental. All harmonics beyond the 9th harmonic 
are below 6% of the fundamental. 
2) Amplitude of the existing harmonics. As the amplitude 
of the existing harmonics is small compered to the 
fundamental. 
Finally, the new architecture provided no switching action 
(switching free) in the path of the rectifier current. Switching 
is only required in the parallel branch. That makes the rectifier 
very useful when used in medium and high power applications 
as there is no more switching losses caused by extra switches 
in the path of the rectifier current. 
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Abstract—A single phase rectification technique with a new
architecture and control scheme is proposed. The new circuit
is constructed by connecting a single bidirectional switch and
capacitor in parallel to the diode bridge rectifier. The control
strategy is carefully designed to ensure the output voltage of the
rectifier is above a chosen threshold and to maintain a high input
power factor with reduced line current harmonics.
Circuit configuration, design parameters, principles of opera-
tion and the mathematical analysis are presented. The proposed
concept is verified by the experimental results over a range of
cases studies. The experimental results are in accordance with
the presented theory and confirmed the high input power factor
with low harmonics content.
Index Terms—Single phase rectifier; Bidirectional switch;
Power factor correction; Total harmonic distortion.
I. INTRODUCTION
The widespread use of applications with switch mode power
supply that connected to the utility power system in the recent
years highlights the problem of the pulsating currents with-
drawn by these non-linear loads.This result in huge harmonics
on the AC side and thus reducing the power networks capacity
and ability to manage loads. The current harmonics produced
by non-linear loads tend to produce voltage harmonics on the
AC side which have an effect on the harmonics characteristics
of the line current of non-liner loads [1]. [2] Proposed a single
MOSFET switch and series LC filter connected in series to the
AC side of the bridge rectifier. This circuit used as an alterna-
tive path for the input current to keep it in continuous flow. [3]
Presents an input filter in series to the AC power supply. The
inductor and the capacitor of the passive circuit are connected
in parallel. The size, cost, fixed compensation, resonance and
losses considerations of the passive components remains the
main drawbacks of both architectures [4]. Conventional single
phase rectifier with a shunt active power filter are widely
used in power factor correction (PFC) and harmonic current
compensation applications. [5]–[7] follow the theme of using
shunt PFC boosting techniques to compensate the harmonic
current drawn by the conventional rectifier. [8]–[12] shared
the key point of using shunt active power filter techniques
to compensate for harmonic current of the rectifier. Various
control schemes have been proposed and discussed in these
research. Passive PFC valley fill circuit and a modified valley
fill circuits presented by [13]–[15] which have the advantages
of lower circuit complexity than the active PFC circuits.
II. THE PROPOSED TECHNIQUE
A. Circuit Configuration
The circuit configuration of the proposed single phase
rectifier is shown in figure 1. It consists of a branch of one
bidirectional switch and capacitor connected in parallel to the
diode bridge rectifier.
R
Freq. = f
Vmax = Vpk
Input
Voltage
C
sid
e 
B
sid
e 
A
Fig. 1. The Circuit Configuration of The Proposed Rectifier
The circuit structure of the proposed bidirectional switch is
shown in figure 2. This switch-cell uses two MOSFETs and a
diode pair.
Si
de
 B
Gb
Ga
Si
de
 A
Fig. 2. The Structure of The Proposed Bidirectional Switch
The design parameters used to determine and evaluate the
system performance of this technique are illustrated in table I.
TABLE I
THE DESIGN PARAMETERS
Parameter Definition
Vpk The peak value of A.C. supply voltage
Vref The selected reference D.C. voltage level
f The supply voltage frequency
R The applied load
B. Principles Of Operation
The principles of operation of the proposed rectifier can
be illustrated as shown in figure 3. The control scheme that
governs the action of the bidirectional switch has divided the
operation of this rectifier into three operating conditions or
three modes.
MODE 1 MODE 2 MODE 3 MODE 1 MODE 2
t
V
a tT − t a
pk
1/2 t T
( 1  2 )
t T1/4
Vref
0.005 0.010 0.015 0.020
Time
5
10
15
Voltage
Fig. 3. The Operating Zones of The Proposed Technique
Modes are defined by the supply voltage (the output voltage
from the bridge rectifier) in relation to the reference DC level
Vref .
MODE 1 : When the instantaneous value of the supply
voltage is increasing and it is greater than or equal to the
reference DC level. In this mode,
– The bidirectional switch (side A) is now turned On,
and (side B) is Off.
– The load and the capacitor are now both connected
to the supply voltage.
The equivalent circuit of the rectifier DC side in mode 1
is shown in figure 4.
Where Is is the rectifier line current, Ic is the capacitor
branch current, Ir is the load current, Roe is the equiva-
lent series resistance of the capacitor and MOSFETs.
R
Roe
Ir
Vin
Is Ic
C
Fig. 4. The Equivalent Circuit of The Rectifier at Mode 1
It can be expressed the rectifier line current Is of mode
1 in frequency domain as in (1).
Is =
ωsVpk
Roe (ω2 + s2) (a+ s)
− Vref
Roe (a+ s)
+
ωVpk
R (ω2 + s2)
(1)
Where,
a =
1
Roe C
(2)
Roe = RDS(ON) + ESR (3)
RDS(ON) is the On state resistance of the used MOS-
FETs, ESR is the equivalent series resistance of the
storage capacitor.
This mode continues until the instantaneous value of the
supply voltage reaches it’s maximum value.
MODE 2 : When the instantaneous value of the supply
voltage is decreasing and it is greater than or equal to the
reference DC level. In this mode,
– The bidirectional switch (side A and side B) are both
off. The capacitor is disconnected from the supply
and it is fully charged.
– The load is still connected to the supply voltage.
The equivalent circuit of this mode is just a resistive load
connected to the bridge rectifier. The line current of the
rectifier during mode 2 can be expressed as in (4).
Is =
Vpk
R
· ω
(ω2 + s2)
(4)
This mode continues until the instantaneous value of the
supply voltage falls below the reference DC level.
MODE 3 : When the instantaneous value of the supply
voltage is less than the reference DC level. In this Mode,
– The bidirectional switch (side B) is turned On, and
(side A) is Off.
– The capacitor is connected to the load, and the load
current is completely supplied by the capacitor, while
the supply is automatically disconnected through the
diodes of the bridge rectifier.
The equivalent circuit for this mode is a simple RC
circuit and the rectifier current can be expressed as in
(5). This mode continues until the instantaneous value
of the supply voltage in the next incoming half cycle
becomes greater than or equal to the reference DC level.
Then MODE 1 follows as shown in 3.
Is =
Vref
(Roe +R) · (b+ s) (5)
Where,
b =
1
(Roe +R) · C (6)
1/4 t T
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Fig. 5. The Analytical Line Current Waveform of The Proposed Rectifier
As a result of this circuit configuration and switching
scheme the analytical line current waveform will be as shown
in figure 5.
Where tT is the full cycle time of the supply voltage, ta is
zero line current period in time and it’s definition will be in
the section III.
In comparison with the current waveform presented in
[16] this current is more accurate and closer to reality as it
came from the exact expression of the line current with no
approximations or assumptions have been made.
It can be expressed the line current with it’s three periods
as in the following formula:
i(t) =

I1(t) ta ≤ t < 14 tT
I2(t)
1
4 tT ≤ t < 12 tT − ta
0 otherwise
(7)
Where
I1(t) is the line current flowing during mode 1 and it’s
expression is given by (8), I2(t) is the line current flowing
during mode 2 and it’s expression is given by (9).
I2(t) = Isk sin(ωt) (9)
Isk =
Vpk
R
(10)
Where, Isk is the peak value of line current in (mode 2),
Ipk is the peak value of line current in (mode 1), ω = 2pif ,
C is the capacitance of the storage capacitor.
III. AC SIDE ANALYSIS
To clarify the frequency content of the AC side of the
proposed rectifier the harmonics analysis of the line current
has been done. In order to get the full and exact current
formula for each of the current portions, the equivalent circuit
of each mode in Laplace domain is determined and the rectifier
current in frequency domain is obtained. The inverse Laplace
transform is applied to get the full current formula in time
domain. The representation of the rectifier current is done
using Woodward’s notation [17].AC side analysis also includes
the calculations to determine the size of the DC bus capacitor,
THD and the input power factor. This analysis is done using
Wolfram Mathematica 9 and the results are verified by the
experimental results of cases studies.
• The definitions of Woodward’s notation are clearly illus-
trated in [16].
• The line current waveform shown in figure 5 can be
built using two expressions. The first is for the portion
of waveform that represent line current during mode
1. The second is for the portion of waveform that is
a chopped sinusoid and represents the current during
mode 2. The process of obtaining the expression for the
chopped sinusoid is first described here and then it will
be applied to the full current waveform.
The waveform of a pure sinusoid is multiplied with a
train of unity amplitude Rect function which shown in
figure 6 that can lead to a chopped sinusoid as shown in
figure 7.
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Fig. 7. Sinusoid Multiplied By Unity Amplitude Rect Pulses
The same process can be applied to get an expression
for the current in mode 1. The line current waveform of
mode 1 which described in (8) is multiplied with a train
of unity amplitude Rect function. That can lead to the
current waveform shown in figure 8.
The final waveform is a sum of the two waveforms
portions i(t) = i1(t) + i2(t) as shown in figure 5.
• The mathematical process that describes this procedure
is as follows
Given a design parameters, Vpk , Vref , f , R.
Defining
I1(t) =
a2RoeVpk sin(ωt) + ωaRVpk cos(ωt) + ω
2RVpk sin(ωt) + ω
2RoeVpk sin(ωt)
RRoe (a2 + ω2)
+
e−at
(
a2(−Vref )− ωaVpk − ω2Vref
)
Roe (a2 + ω2) (8)
t
pk
m
m
a
b
a
I
0.005 0.010 0.015 0.020
- 2
- 1
1
2
i1 (t) = I1(t) [R (t,ma,W)]− I1
(
t− 12 tT
)
[R (t,mb,W)]
Fig. 8. Rect Pulses
α is zero line current period in degree, ta is zero line
current period in time.
α = sin−1
(
Vref
Vpk
)
(11)
ta =
[( α
90
)( 1
4 f
)]
(12)
Defining
R (t, a,W ) = Rect
[
t− a
W
]
(13)
In figure 6, 7 and 8.
na =
1
4f
+
W
2
(14)
nb =
3
4f
+
W
2
(15)
W =
(
1
4f
− ta
)
(16)
ma =
[
ta +
1
4f
]
0.5 (17)
mb =
[
ta +
5
4f
]
0.5 (18)
This then leads to the following expression for the current
waveform shown in figure 5.
i(t) =I1(t) [R (t,ma,W)]− I1
(
t− 1
2
tT
)
[R (t,mb,W)] +
I2(t) [R (t, na,W) +R (t, nb,W)]
(19)
Assuming the current is periodic, the spectral components
at integer multiples of f are defined as
A(n) =
2
tT
∫ tT
0
i(t) cos(ωnt) (20)
B(n) =
2
tT
∫ tT
0
i(t) sin(ωnt) (21)
where n is an integer and this results in the following
Fourier series expansion for i(t, n)
ih(t, n) = [A(n) cos(ωnt) +B(n) sin(ωnt)] (22)
Where ih is the rms value of current of harmonic order
n.
i(t, n) =
n∑
k=1
ih(t, k) (23)
And the magnitude of spectral component at n is given
by
S(n) =
√
A(n)2 +B(n)2 (24)
• The THD can be derived from the above expression of
line current in the time domain.
Using definition of THD,
THD =
√√√√ 40∑
h=2
(
Ih
I1
)2
(25)
Where I1 is the frequency spectra of the fundamental
harmonic, Ih is the frequency spectra of the harmonic
order h.
• The capacitance of the storage capacitor can be expressed
as in the following formula
C =
2 ta
ln(
Vpk
Vref
) · (R+Roe)
(26)
• The input power factor PF can be derived as follows
Starting with
PF =
Pav
Pva
(27)
Where Pav is the average input power, Pva is the Volt-
Amperes.
Pav =
1
tT
∫ tT
0
v(t) · i(t) dt (28)
Where i(t) is as expressed in (19).
The Volt-Amperes
Pva = Irms · Vrms (29)
Where
Irms =
√
1
tT
∫ tT
0
[i(t)2] dt (30)
IV. THE EXPERIMENTAL SETUP
The prototype circuit of the proposed rectifier has been
designed and fabricated. A single control circuit has been used
to generate two different control signals which are used to fire
two MOSFET driver circuits (both sides of the bidirectional
switch circuit). Two N-channel MOSFETs have been used as
switching devices with high-side MOSFET drivers to drive
them. The function of the control circuit is to generate the
control signals according to the intersection points between the
instantaneous values of the full wave rectifier output voltage
and the reference DC level. This ensures the implementation
of the three operation modes mentioned earlier.
V. RESULTS AND DISCUSSION
To prove the validity of the proposed rectifier a range of
cases studies have been undertaken. They includes the test
of the prototype circuit and the AC side analysis of the test
results obtained. The design parameters illustrated in table II
have been applied in the experimental setup of the prototype
circuit as one of these cases studies. The analysis in the case
presented are verified by the experimental results.
TABLE II
APPLIED DESIGN PARAMETERS IN CASE STUDY
Parameter Value
Vpk 12
√
2 V
Vref 6.5 V
f 50 Hz
R 12 Ω
The measured line current waveform is shown in figure 9.
The three portions of line current which mentioned earlier in
section II-B are very obvious in this figure.
The frequency spectrum of the analytical line current is
shown in figure 10 which illustrates the harmonics content
up to harmonic order of 40. In that figure there are just
four harmonics orders beyond the fundamental (no remarkable
harmonic beyond the 9th harmonic) and the amplitude of the
existing harmonics is small compered to the fundamental.
The input power factor is obtained by applying the derived
expression of power factor in the AC side analysis and it
computed as 0.95 for this case.
The performance of the proposed rectification techniques
has been examined with different sets of design parameters.
The system analysis is verified experimentally by the results
of selected test points and they were in accordance with each
other. .
• The input power factor variation against the voltage ratio
(Vref/Vpk) with different loading conditions is shown in
figure 11. It is clear that the proposed rectifier maintain
a nearly unity power factor up to 20% of this ratio.
Fig. 9. The experimental Line Current Waveform of The Proposed Technique
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Fig. 10. The Frequency Spectrum of The Line Current of The Proposed
Technique
• The required DC side capacitor in relation to the voltage
ratio under different applied loads is shown in figure 12.
The capacitor size is strongly depends on the voltage ratio
and it is reasonably small up to 30% of this ratio.
• THD of the line current also in relation to the voltage
ratio with variety loads is shown in figure 13. THD is
nearly 3% at 10% and 10% at 20% of this ratio.
VI. CONCLUSION
A single phase rectification technique with a new archi-
tecture and control strategy is proposed in this paper. This
technique is characterised by simplicity in design and reduced
complexity in the control scheme. The prototype circuit has
been designed, fabricated and tested. A range of cases studies
have been undertaken.The results proved the ability of the
new technique to obtain a high input Power Factor. This is
obtained with a small capacitor in the DC side of the rectifier.
The technique provided a significant reduction in the size
of the DC side capacitor. This reduction is depending on
the selected design parameters and strongly depended on the
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value of DC reference level. Woodward’s notation is used to
represent the line current in the harmonics analysis of the AC
side of the rectifier. The analysis showed a low harmonics
contents of the main current with low THD. The performance
of the proposed technique showed that the best results can be
obtained from this rectifier with a lower values of the Voltage
Ratio (Vref/Vpk). This is very desirable for a wide variety of
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applications.
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Abstract—A new step-up-down DC-DC converter architecture
is proposed, which utilises the close inversely-coupled inductors
topology in both its conversion stages (bucking and boosting
stages). The new converter aims to reduce the switching noise
by reducing the back e.m.f induced in the main inductor by
maintaining a continuous current through it and delivered to the
load. This results in an increase in a conversion efficiency for
this kind of converter dealing with wide range of supply voltages
and serves a wide variety of applications. Circuit configuration,
principles of operation, transfer function, simulated results and
the experimental results are presented. The proposed concept is
verified by the experimental results of a range of cases studies.
Index Terms—buck-boost converter; coupled-inductors; back
e.m.f; CCM continuous conduction mode.
I. INTRODUCTION
The use of conventional buck and boost circuits is usually
accompanied by significant switching noise through switching
transient in turn produces a voltage stress on the power
switches of these circuits. The noise is a result of the back
e.m.f induced in the coils of the buck and boost circuits,
which is a consequences of discontinuous current in these
coils during the switching transient. This e.m.f is a function of
many factors like the coil size, load current and the switching
frequency.
Coupled inductors considered a key solution to so many
issues in DC-DC converter circuits. The control of the diode
current falling rate; the diode reverse-recovery alleviation; the
employing of the coupled inductors to operate in transformer
mode to avoid the extreme duty cycle and to reduce the current
ripple in high step-up or step-down conversion are some of
these utilisation. [1].
Coupled inductors topology is a sort of special purposes
transformers. Depending on the way that coupled inductor
be implemented, there are various models of them. Directly
or inversely coupled; loosely or interleaved and if they been
on two magnetic cores or combining on the same magnetic
component are some of these ways to implement the coupled
inductors. The characteristics and the performance for each
one of these models are different. It is valuable to have a look
to the characteristics analysis and the performance evaluation
for these various models of coupled inductors. A valuable
studies have been made in these fields [2]–[5]. this research
covered lots of these enquires and provided a comprehensive
analysis about the subject.
Weinberg boost converter is presented in [6], this converter
can offer a continuous output current with small current ripple.
As a consequences of that a low switching losses and high
efficiency converter obtained.
Close-coupled inductors topology can achieve a higher
power density with reduced size, weight and losses in the
magnetic components. These features are very desirable in
electrical transport applications such as electric vehicles and
railway traction [7]–[9].
The adoption of the integrating magnetic structure in a
single core for the coupled inductors enables further reduction
in the overall volume, weight and the copper usage of the
magnetic components [10]–[12].
High step-up converter can be implemented by combining
a charge pump capacitor with the coupled inductors. The
voltage gain can be significantly increased and the turn ratio of
the coupled inductor can be reduced [13]–[17]. High voltage
gain converters are widely employed in many applications
such a photovoltaic systems, fuel cell systems and electric
vehicles. The voltage gain can be more extended with voltage
doubler cells and diode-capacitor techniques combined with
the coupled inductors. Different circuit configurations and
designs are presented in [18]–[20].
The voltage stress of power switches and diodes can be
reduced by adding a passive clamp circuits [21]–[23]. An
active clamp circuit can be used for this purpose with a zero-
voltage switching (ZVS) to avoid an extra switching loss as
in [24]. ZVS technique can be also implemented to drive
the power switch of boost converter which utilises coupled
inductors topology [25].
II. THE PROPOSED BUCK-BOOST CONVERTER
A. Circuit Configuration
The circuit configuration of the proposed buck-boost con-
verter is depicted in figure 1. The whole circuit can be repre-
sented as two phases or stages. The first phase is the buck stage
which consists of the power switch S1, the inductors Lp1, Ls1
which they are inversely coupled inductors on the same ferrite
core (primary and secondary windings of transformer T1),
input capacitor Ci, diodes D1, D2 and the main inductor L2.
The boost phase follows the buck stage and therefore the
two stages shared the main inductors L2 and the diode D2.
The rest of the boost stage are the inductors Lp3, Ls3 which
they are also inversely coupled on the same core (primary
and secondary windings of transformer T3), power switch S2,
diodes D3, D4 and the output filter capacitor Co.
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Fig. 1. The Circuit Configuration of the Proposed Converter
B. Principles of Operation
Depending on the applied sets of the duty cycles for the
power switches S1, S2, the proposed converter can work as
just a buck, boost or buck-boost converter.
The operating principles for buck-boost operation in
continuous-conduction mode (CCM) is only discussed in this
section. In order to clearly illustrate the principles of operation
for the proposed converter, the following assumption have
been made:
• The parasitic resistance and capacitance of all diodes and
power switches are neglected.
• The parasitic resistance and capacitance of all passive
components are neglected.
• The turn ratio n of the coupled inductors windings
(transformers T1, T3) is unity.
• The leakage inductance of the coupled inductors and the
main inductor are neglected.
• The magnetising inductance of the coupled inductors for
both transformers have been integrated to the primary
winding.
The circuit analysis can be simplified by representing the
complete converter circuit as two sub-circuits or two stages.
The first stage is the buck stage, the second is the boost stage.
The circuits for buck and boost stages are shown in figures 2,
3 respectively.
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Fig. 2. The Buck Stage of the Proposed Converter
Buck stage : The buck stage is shown in figure 2, in this
stage there are two states:
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Fig. 3. The Boost Stage of the Proposed Converter
– On state, [S1 on, D1, D2 off]: When the switch S1
is turned on, the energy starts flowing through the
primary winding of the coupled inductors Lp1, in the
meanwhile the capacitor Ci provides a parallel path
for energy to flow into the secondary winding of the
coupled inductors Ls1. Both energy paths are merged
together in the common point of the coupled inductor
just at the main inductor L2. As a consequences
both diodes D1 and D2 are now off. Some energy is
stored in both sides of the coupled inductors and the
capacitor Ci. The equivalent circuit of this case with
all currents paths is shown in figure 4. The current
of the main inductor L2 is the sum of the both sides
of the coupled inductors currents.
Ls1
L2
Vin
Lp1S1
Ci
_
+
Boost Stage
   & Load
Fig. 4. On State of Buck Stage
– Off state, [S1 off, D1, D2 on]: Once the switch S1
is going to switch off, the energy releasing process
is started. The capacitor Ci starts discharging it’s
energy instantaneously to the primary winding Lp1.
The secondary winding Ls1 releasing it’s energy
to the capacitor Ci, whilst the primary winding
released some of the stored energy to the main
inductor L2. The time constant of discharging the
capacitor is crucial to avoid any discontinuity of
the current flowing to the primary winding Lp1.
The capacitor in this case is much faster than any
particular diode available to overcome the problem
of delay in conduction due to the required conduction
time by any used diode. Once the diode D1 starts
conduct it will provides with the capacitor Ci an
additional path for current to flow alongside with
the current path of the schottky diode D2.
The equivalent circuit of this case with all currents
paths is shown in figure 5. The current of the main in-
ductor L2 is the sum of both diodes currents D1 and
D2. This arrangement ensure a continuous current
flowing in the coupled inductors and delivered to the
main inductor even with off time of the duty cycle.
As a results there is very small effect of the back
e.m.f on the couple inductors and the main inductor
L2 of the buck stage. All actual currents waveforms
are presented in V.
Ls1
L2
Vin
Lp1S1
Ci
_
+
Boost Stage
   & Load
D1 D2
Fig. 5. Off State of Buck Stage
Boost stage : The boost stage is shown in figure 3. The
output voltage and current of the buck stage now becomes
the source of this stage. this stage also has two states:
– On state, [S2, D4 on, D3 off]:
When the switch S2 is turned on, the main current
which is the output current of the buck stage will split
into two. This is due to the effect of the transformer
T3 (the coupled inductors). The currents in both the
primary winding Lp3 and the secondary winding Ls3
have the same magnitude. Once the voltage on the
anode of the diode D4 is equal to the output voltage,
this diode becomes forwards biased. The secondary
winding of the transformer T3 now provides a path
for energy to flow into the load side through D4. This
results in diode D3 being turned off as the output
voltage is now applied on it’s cathode. The equivalent
circuit of this case with all currents paths is clearly
illustrated in figure 6.
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Fig. 6. On State of Boost Stage
– Off state, [S2, D4 off, D3 on]:
When the switch S2 is turned off, the diode D3
becomes forwards biased once the voltage on it’s
anode is equal to the output voltage. The main
current then goes directly to the load side through
D3. The output voltage is now applied on the cathode
of diode D4 which results in D4 being turned off.
The equivalent circuit of this case with all currents
paths is shown in figure 7.
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III. TRANSFER FUNCTION
This converter can work as just a buck, boost, or buck-boost
converter depending on the applied set of the duty cycles for
switches S1 and S2. The Transfer function of the buck-boost
converter at steady state condition and CCM of operation is
presented here. It can be derived by getting the rate of change
of the converter current in four different cases. The converter
current means the current flowing in the main inductor iL2 .
These cases represents the logical probabilities of both
power switches S1 and S2. By returning to the full circuit
diagram of the proposed converter in figure 1, the four statuses
can be described as follows
Starting with the definitions of the key variables in this
derivation:
imax is the maximum value of iL2 ,
imin is the minimum value of iL2 ,
α, β are intermediate values of iL2 ,
α > imin, β < imax,
t1 is the time duration of case 1,
t2 is the time duration of case 2,
t3 is the time duration of case 3,
t4 is the time duration of case 4,
t1 + t2 + t3 + t4 = T ,
T is the full time period of one frequency cycle.
• Case 1: [S1: On, S2: Off, 0 < t ≤ t1],
When the switch S1 is turned on during this period, the
supply voltage is connected to the buck stage. Diodes D1,
D2 and D4 are all being turned off, while diode D3 is
being forwards biased. The input current here is equal to
the output current.
iin = iL2 (1)
VL2 = Vin − Vout = L2 diin
dt
(2)
L2
diin
dt
= L2
(α− imin)
t1
(3)
Vin − Vout = L2 (α− imin)
t1
(4)
Where, iin is the input current, Vin is the supply voltage,
Vout is the output voltage, VL2 is the voltage across the
main inductor L2.
• Case 2: [S1: On, S2: On, t1 < t ≤ t2],
When switches S1 and S2 are both turned on during this
period, both the supply voltage and the boost stage are
being connected. Due to the effect of the transformer T3,
the input current to the boost stage is splitted into two
currents with the same magnitude. Diode D4 is being
forwards biased, while diodes D1, D2 and D3 is are all
being turned off during the period of case 2.
iin = iL2 (5)
VL2 = Vin − Vout
2
= L2
diin
dt
(6)
L2
diin
dt
= L2
(imax − α)
t2
(7)
Vin − Vout
2
= L2
(imax − α)
t2
(8)
• Case 3: [S1: Off, S2: On, t2 < t ≤ t3],
When the switch S1 is turned off during this period, the
supply voltage is being disconnected from the the buck
stage, while diodes D1, D2 are being forwards biased.
The boost stage here is still connected as the status of
switch S2 would not change during this period. The
situation of diodes D3 and D4 are also still unchanged
during case 3.
iin = iL2 (9)
VL2 =
Vout
2
= L2
diin
dt
(10)
L2
diin
dt
= L2
(imax − β)
t3
(11)
Vout
2
= L2
(imax − β)
t3
(12)
• Case 4: [S1: Off, S2 : Off, t3 < t ≤ t4 ],
During this case, both the supply voltage and the boost
stage are being disconnected. Diodes D1, D2 and D3
are all being forwards biased, while diode D4 is being
reverse biased. The input current here is equal to the
output current.
iin = iL2 (13)
VL2 = Vout = L2
diin
dt
(14)
L2
diin
dt
= L2
(β − imin)
t4
(15)
Vout = L2
(β − imin)
t4
(16)
For steady state condition with (CCM) of operation, the rise
in current during case 1 and case 2 should equal the fall in
current during case 3 and case 4.
[(α− imin) + (imax − α)] L2 = [(imax − β) + (β − imin)] L2
(17)
Dividing both sides of (17) by L2 and by substitution in
(4), (8), (12) and (16), the equation of (17) can be formulated
as follow
[
(Vin − Vout) t1 + (Vin − Vout
2
) t2
]
=
[
(
Vout
2
) t3 + (Vout) t4
]
(18)
Then,
(t1 + t2) Vin =
[
(t1 + t4) +
1
2
(t2 + t3)
]
Vout (19)
Defining:
D1, D2 are the duty cycles of switches S1, S2 respectively,
D1, D2 can be expressed as below
D1 =
(t1 + t2)
(t1 + t2 + t3 + t4)
(20)
D2 =
(t2 + t3)
(t1 + t2 + t3 + t4)
(21)
And,
(1−D2) = (t1 + t4)
(t1 + t2 + t3 + t4)
(22)
By Substitution of (20), (21) and (22) in (19)
D1 Vin = (1−D2 + 1
2
D2) Vout (23)
The overall duty cycle of the proposed buck-boost converter
can be expressed as in (24).
Vout
Vin
=
D1
(1− D22 )
(24)
IV. EXPERIMENTAL SETUP
The prototype circuit of the new converter has been fabri-
cated and tested. The practical results of buck-boost operation
only is presented in this section. A single control circuit has
been used to generate two different control signals used to
fire two MOSFET driver circuits. Two N-channel MOSFETs
have been used as switching devices S1 and S2 with high-side
MOSFET driver to drive them. The function of the control
circuit is to generate different sets of duty cycles D1 and D2.
The sets started from 5% for both duty cycles and end up with
90% for the buck and 80% for the boost, step by 5% or 10%.
A full range of the boost duty cycle (from 5% up to 80%)
for each step of top-up for the buck duty cycle have been
undertaken. This is to ensure a comprehensive understanding
to the performance of the proposed converter. The parameters
values of the converter circuit used in this experimental set-up
are presented in table I.
TABLE I
EXPERIMENTAL SET-UP PARAMETERS
Parameter Value
Lp1, Ls1 98µH
Lp3, Ls3 234µH
L2 3.54mH
Ci 4.8µF
Co 112µF
V. EXPERIMENTAL RESULTS OF CASE STUDY
In order to clarify the practical current waveforms of the
proposed converter and to verify the principles of operation
mentioned in II-B, a full case study is presented in this section.
The applied supply voltage, duty cycles of switches S1, S2 and
the applied load is presented in table II. The same values of
parameters of the the converter circuit presented in table I have
been used in this case study.
TABLE II
CASE STUDY TESTING CONDITIONS
Parameter Value
Vin 14V
D1 50%
D2 50%
Rload 11Ω
In order to facilitate the follow up of energy flow process
and currents distribution in the circuit, a full converter circuit
diagram with all currents paths (with red arrows) are shown
in figure 8.
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Fig. 8. The Circuit Configuration of the Proposed Converter
The experimental currents waveforms of the buck stage are
shown in figures 9, 10 respectively. The primary and secondary
winding currents of T1, main inductor current and the gate
signal of switch S2 are shown in figure 11, while the current
waveforms of the boost stage and the output current are all
shown in figure 12. The measured efficiency for this particular
case is 95.6%.
VI. SIMULATED RESULTS OF CASE STUDY
A simulation model for the circuit configuration of the new
converter has been done using LT spice IV 4.22. The same
design parameters of the prototype circuit have been used
and the same testing conditions have been applied during the
simulation of this model. The only difference is the current
sensors are never been used in this model, current sensors
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Fig. 9. Experimental Current Waveforms of Buck Stage: (a) input current,
(b) primary winding current of T1, (c) secondary winding current of T1
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Fig. 10. Experimental Current Waveforms of Buck Stage: (a) capacitor Ci
current, (b) diode current D1, (c) diode current D2,
are necessary in the prototype circuit in order to capture the
current waveforms. This result in a slim margin between the
practical and the simulated results.
The simulated results of the same case study presented in V
is presented in this section. Figures 13, 14, 15 and 16 are the
simulated currents waveforms of this case study. It is clear that
the simulated results are in accordance with practical results
and highly compatible.
VII. EXPERIMENTAL RESULTS AND DISCUSSION
The practical results of a range of cases (using 7 V input and
a 22Ω load, 14 V input and a 44Ω, and 20 V input with 66Ω)
at 100 KHz switching frequency is presented in figure 17. A
full range of duty cycle sets for S1 and S2 as mentioned in
IV has been used for each of these cases. The results confirm
the validity of (24). The y axis represents the ratio y = VoutVin ,
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Fig. 11. Experimental Current Waveforms of Boost Stage: (a) primary and
secondary winding currents of T1, (b) main inductor current L2, (c) switching
signal of switch S2
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Fig. 12. Experimental Current Waveforms of Boost Stage: (a) diode current
D3, (c) diode current D4, (d) output current iout
whereas the x axis is the duty cycle. For clarity the line y = x,
which represent (24) is also provided.
Figure 17 show clearly the linearity performance of the
proposed system and how it works with a variety of duty
cycles and loading conditions. Also it shows there is very
small deviation in some tests points from the equality line of
the analytical derived duty cycle. This deviation being more
noticeable when the duty cycle of the boost switch S2 skips the
value of 50%. The results verified the compatibility between
the analytical and practical results of the proposed converter.
It also can be considered as a good indicator for the slim rate
of noise and losses in this circuit.
The efficiency measurements for a selected case study from
the above three cases (using 20 V input and a 66Ω load) have
been done. The measured efficiency curve for this case under
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Fig. 13. Simulated Current Waveforms of Buck Stage: (a) input current, (b)
primary winding current of T1, (c) secondary winding current of T1
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Fig. 14. Simulated Current Waveforms of Buck Stage: (a) capacitor Ci
current, (b) diode current D1, (c) diode current D2,
various output power is shown in figure 18.
VIII. THE TRANSIENT RESPONSE
Figures 19, 20, are the turn On and the turn Off transient
response of the proposed converter respectively. The same
parameters values of table I have been used. The input voltage
of 20 V and a load 66Ω at 100 KHz switching frequency with
30% duty cycle for both switches have been applied. It is
clear that this topology has little or no transient overshoot
even while switching at constant duty cycles and at a fixed
switching frequency.
IX. CONCLUSION
This paper presents a new buck-boost architecture with
its transfer function. This converter utilises close inversely-
coupled inductors topology in both its conversion stages (buck
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Fig. 15. Simulated Current Waveforms of Boost Stage: (a) primary and
secondary winding currents of T1, (b) main inductor current L2, (c) switching
signal of switch S2
-2
-1
 0
 1
 2
 3
( A
)
(Sec)
(a)  iD3
-2
-1
 0
 1
 2
 3
( A
)
(Sec)
(b)  iD4
-2
-1
 0
 1
 2
 3
 0.01494  0.01495  0.01496  0.01497  0.01498  0.01499  0.015
( A
)
(Sec)
(c)  iout
Fig. 16. Simulated Current Waveforms of Boost Stage: (a) diode current
D3, (c) diode current D4, (d) output current iout
and boost). It benefited from this topology in two different
ways.
In the buck stage, this topology with additional passive
component (capacitor) connected across the free terminals of
coupled inductors can work as an ideal diode. This ensure a
continuous current flow in this stage even with the off time of
the buck switch S1. This can be done by releasing and then
recycling some of the stored energy in passive components of
this configuration. The close coupled inductors arrangement
also can be utilised in the boost stage to ensure a continuous
output current by providing an alternative (parallel) path for
energy to flow during the on time of boost switch.
The new topology strongly reduce the noise and thus the
losses that usually accompanies the conventional buck and
boost circuits. This result in an increase in the conversion
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efficiency of this kind of converters dealing with wide range
of supply voltages and serves a wide variety of applications.
It also provides a significant reduction in the voltage stress on
the power switches.
This new architecture has little or no transient overshoot
even while switching at constant duty cycles and at a fixed
switching frequency.
The prototype circuit of the proposed converter has been
fabricated and tested. The proposed architecture has been ver-
ified the simulated and the experimental results. The practical
results confirmed the validity of the transfer function with
a ranges of cases studies have been included in this work.
The highest achieved efficiency observed in the experiments
is 95.6% while the average efficiency for selected test points
is 94.1%.
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Appendix A
Woodward's notation and the
Harmonic Analysis of the Conventional
Single Phase Rectiﬁer in Chapter 3
A.1 Woodward's notation.
The deﬁnitions of Woodward's notation is presented in the following formula:
Rect(t) = R(t) =

1 −1
2
< t < +1
2
1
2
t = ±1
2
0 t < −1
2
and t > 1
2
(A.1)
Sinc(f) = S(f) =

sin(pif)
pif
f 6= 0
1 f = 0
(A.2)
The Rect and Sinc waveform are shown in ﬁgures A.1, A.2 respectively.
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Figure A.1: The Rect Waveform
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Figure A.2: The Sinc Waveform
The Fourier Transform of the Rect and Sinc pulse can then be expressed as follows
Rect(t) ⇔ Sinc(f) (A.3)
Rect
(
t
W
)
⇔ |W |Sinc(Wf) (A.4)
Rect
(
t− a
W
)
⇔ |W |Sinc(Wf)e−i2piaf (A.5)
WhereW is the pulse width in time, a is the pulse width centre in time, f is the frequency,
i is the complex operator i =
√−1.
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A.2 Harmonic Analysis of the Conventional Single Phase
Rectiﬁer in Chapter 3
The analytical input current waveform of the conventional rectiﬁer for the case study
presented in 3.6.1, is shown in ﬁgure A.3.
ma
mb
ta
Ipk
0.005 0.010 0.015 0.020
Time
- 4
- 2
2
4
Current
Figure A.3: Analytical Input Current Waveform of the Conventional Rectiﬁer
In ﬁgure A.3, Ipk = 4.24 Amp., α = 21.6
◦, f = 50 Hz,
Starting with
ta =
[( α
90
)( 1
4 f
)]
(A.6)
Deﬁning
R (t, a,W ) = Rect
[
t− a
W
]
(A.7)
S (f, a,W ) = |W | Sinc (Wf) · e−i2piaf (A.8)
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And
ma =
(
ta +
1
4f
)
0.5 (A.9)
mb =
(
ta +
5
4f
)
0.5 (A.10)
W1 =
(
1
4f
− ta
)
(A.11)
This then leads to the following expression for the current waveform shown in ﬁgure A.3
in the time domain,
i1(t) = Ipk [R (t,ma,W1)−R (t,mb,W1)] (A.12)
and the expression for the frequency domain spectra can then be obtained from inspection
as
I1(f) = Ipk [S (f,ma,W1)− S (f,mb,W1)] (A.13)
Assuming the current is periodic, the spectral components at integer multiples of f are
deﬁned as
A(n) = Re[I1(fn)]2f (A.14)
B(n) = − Im[I1(fn)]2f (A.15)
where n is an integer, and this results in the following Fourier series expansion for i1(t, n)
ih(t, n) = [A(n) cos(2pifnt) +B(n) sin(2pifnt)] (A.16)
Where ih is the rms value of current of harmonic order n.
i1(t, n) =
n∑
k=1
ih(t, k) (A.17)
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The magnitude of spectral component at n is given by
S(n) =
√
A(n)2 +B(n)2 (A.18)
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Appendix B
Wolfram Mathematica Codes
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B.1   Inverse Laplace Transformation of the Rectifier Line Cur-
rent in Chapter 3:
Simplify 
InverseLaplaceTransform VpkRoe*s*2*Pi*f(s+a)*s^2+2*Pi*f^2-(V1/Roe)/(s+a)+VpkR*2*Pi*fs^2+2*Pi*f^2, s, t, t > 0ⅇ-at -Ra2 V1+4f2 π2 V1+2afπVpk+2aⅇat fπRVpkCos[2fπt]+ⅇat a2 Roe+4f2 π2 (R+Roe)VpkSin[2fπt]a2+4f2 π2RRoe
InverseLaplaceTransform VpkRoe*s*2*Pi*f(s+a)*s^2+2*Pi*f^2-(V1/Roe)/(s+a)+VpkR*2*Pi*fs^2+2*Pi*f^2, s, tⅇ-at -a2 V1-4f2 π2 V1-2afπVpka2+4f2 π2Roe +2afπRVpkCos[2fπt]+4f2 π2 RVpkSin[2fπt]+a2 RoeVpkSin[2fπt]+
4f2 π2 RoeVpkSin[2fπt]a2+4f2 π2RRoe
B.2   Performance Analysis of the Conventional Single Phase 
Rectifier Case Study in Chapter 3:
Thevoltageis(12V)rms , thecurrentisdefinedusingapiecewisefunction.
v[t_] := 12*Sqrt[2]*Sin2*Pi*50*t;
i[t_] := Piecewise[{{4.24, 1.2/1000 < t < 5/1000}, {-4.24,
11.2/1000 < t < 15/1000}, {4.24, 21.2/1000 < t < 25/1000}, {-4.24,
31.2/1000 < t < 35/1000}, {4.24, 41.2/1000 < t < 45/1000}}, 0];
Therootmean squaredvalueofthevoltagewaveform iscomputed
afteridentifyingtheperiodofthesquaredvoltagewaveform ,
bothvoltageandvoltagesquaredareplotted.Theexpression
N[Vrms ]displaystheNumerical valueofVrms .
Plotv[x], {x, 0, 20/1000}, PlotStyle -> Thick, Red,
AxesLabel -> Time , Voltage
Plot{v[x]*v[x]}, {x, 0, 20/1000}, PlotStyle -> Thick, Red,
AxesLabel -> Time , SquaredVoltage, Filling-> Axis
T = 10/1000;
Vrms = Sqrt1/T *
0
T
v[x]*v[x]ⅆx;
N[Vrms ]
Therootmean squaredvalueofthecurrentwaveform iscomputed
afteridentifyingtheperiodofthesquaredcurrentwaveform .
Ploti[x], {x, 0, 50/1000}, PlotStyle -> Thick, Blue,
AxesLabel -> {Sec, Amps }, Filling-> Axis
Ploti[x]*i[x], {x, 0, 20/1000}, PlotStyle -> Thick, Blue,
AxesLabel -> {Sec, Amps }, PlotRange -> Full, Filling-> Axis
T = 10/1000;
Irms = Sqrt1/T *
0
T
i[x]*i[x]ⅆx;
N[Irms ]
Theinputcurrent andvoltagewaveforms .
Plotv[x], i[x], {x, 0, 20/1000}, PlotStyle -> Thick, Red,
AxesLabel -> Time , Voltage, Current, Filling-> Axis
Theinstantaneouspowercanbeobtainedusingthevoltageandcurrent,
andfrom theRMSvaluesofvoltageandcurrent,
andtheaveragevalueoftheinstantaneouspowerwaveform ,
thepowerfactorofthispowersystem canbeevaluated.Thispowerfactorcan
befurtheranalysedintotheDisplacement factorandtheDistortionfactor.
Plotv[x]*i[x], {x, 0, 20/1000}, Filling-> Axis,
PlotStyle -> Thick, Blue, AxesLabel -> {Sec, Watt}, PlotRange -> Full
T = 10/1000;
Pav = 1/T *
0
T
v[x]*i[x]ⅆx;
N[Pav]
pf = Pav/(Vrms *Irms );
Npf
DispFactor= CosFundamentalHarmonicAngle 180*Pi;
NDispFactor
DistortionFactor= pfDispFactor;
NDistortionFactor
Theperiodiccurrentcanbebrokendownintofrequencycomponents orintoitsharmonics 
Thesecomponents arecomputed usingWoodward'snotationsasbelow
Ipk := 4.24
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alpha := 21.6
f := 50
ta := alpha90*14*f
sinc[x_] := Sincx*Pi
rect[t_, a_, w_] := HeavisidePi[(t - a)/w];
mysinc f_, a_, w_ := w*sincf*w*E^-I*2*Pi*a*f
ma := ta + 14*f*0.5
mb := ta + 54*f*0.5
width:= 14*f - ta
ia[t_] := Ipk*rectt, ma , width - rectt, mb , width;
Iaf_ := Ipk*mysinc f, ma , width - mysinc f, mb , width
A[n_] := ReIaf*n*2*f
B[n_] := -1*Im Iaf*n*2*f
Ploti[t], t, 0, 1f, Filling-> Axis
aexact = Table[A[x], {x, 0, 1000}];
bexact = Table[B[x], {x, 0, 1000}];
ListPlotSqrtaexact^2 + bexact^2, Filling-> Axis,
PlotRange -> {{0, 40}, {0, 4.0}}, PlotStyle -> Blue
HarmonicCurrent [t_, n_] :=
aexact[[n + 1]]*Cos2*Pi*50*n*t + bexact[[n + 1]]*Sin2*Pi*50*n*t;
iapprox[t_, n_] := Sum HarmonicCurrent t, k, k, 1, n;
Plotiapprox[t, 1000], t, 0, 1f
Plotiapprox[t, 1], iapprox[t, 3], iapprox[t, 5], iapprox[t, 7],
iapprox[t, 9], iapprox[t, 11], iapprox[t, 1000], t, 0, 1f
h := Sqrtaexact^2 + bexact^2
ListPloth, Filling-> Axis, PlotRange -> {{0, 40}, {0, 4.0}},
PlotStyle -> Blue
v[t_] := 12*Sqrt[2]*Sin2*Pi*50*t;
PlotAbsIaf, f, 50, 1000, PlotRange -> All
Bothvoltageandthefundamental currentcanbeplottedtogetherwithanamplitude of1inordertoseethedisplacement anglebetweenthem
asshownbelow.ThisangleindegreesistheFundamentalHarmonicAngle
FundamentalHarmonicAngle
Plotv[x]/(12*Sqrt[2]), iapprox[x, 1]h[[2]], {x, 0, 20/1000}
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B.3   Performance Analysis of the Proposed Single Phase Recti-
fier Case Study in Chapter 3:
Thevoltageis(12V)rms , thecurrentisdefinedusingapiecewisefunction.
v[t_] := 12*Sqrt[2]*Sin2*Pi*50*t;
i[t_] := Piecewise{1.76, 1.25/1000 <= t <= 5/1000}, 1.28*Sin2*Pi*50*t,
5/1000 < t < 8.75/1000, {-1.76,
11.25/1000 <= t <= 15/1000}, 1.28*Sin2*Pi*50*t,
15/1000 < t <= 18.75/1000, {1.76,
21.25/1000 <= t <= 25/1000}, 1.28*Sin2*Pi*50*t,
25/1000 < t < 28.75/1000, {-1.76,
31.25/1000 <= t <= 35/1000}, 1.28*Sin2*Pi*50*t,
35/1000 < t <= 38.75/1000, {1.76,
41.25/1000 <= t <= 45/1000}, 1.28*Sin2*Pi*50*t,
45/1000 < t < 48.75/1000, 0;
Therootmean squaredvalueofthevoltagewaveform iscomputed afteridentifying
theperiodofthesquaredvoltagewaveform .Bothvoltageandvoltagesquared
areplotted.TheexpressionN[Vrms ]displaystheNumerical valueofVrms .
Plotv[x], {x, 0, 20/1000}, PlotStyle -> Thick, Red,
AxesLabel -> Time , Voltage
Plot{v[x]*v[x]}, {x, 0, 20/1000}, PlotStyle -> Thick, Red,
AxesLabel -> Time , SquaredVoltage
T = 10/1000;
Vrms = Sqrt1/T *
0
T
v[x]*v[x]ⅆx;
N[Vrms ]
Therootmean squaredvalueofthecurrentwaveform iscomputed
afteridentifyingtheperiodofthesquaredcurrentwaveform .
Ploti[x], {x, 10/1000, 50/1000}, PlotStyle -> Thick, Blue,
AxesLabel -> {Sec, Amps }, PlotRange -> {-4.2, 4.2}, Filling-> Axis
Ploti[x]*i[x], {x, 0, 20/1000}, PlotStyle -> Thick, Blue,
AxesLabel -> {Sec, Amps }, PlotRange -> {0, 18}, Filling-> Axis
T = 10/1000;
Irms = Sqrt1/T *
0
T
i[x]*i[x]ⅆx;
N[Irms ]
Theinputcurrent andvoltagewaveforms .
Plotv[x], i[x], {x, 0, 20/1000}, PlotStyle -> Thick, Red,
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AxesLabel -> Time , Voltage, Current, Filling-> Axis
Theinstantaneouspowercanbeobtainedusingthevoltageandcurrent,
andfrom theRMSvaluesofvoltageandcurrent,
andtheaveragevalueoftheinstantaneouspowerwaveform ,
thepowerfactorofthispowersystem canbeevaluated.Thispowerfactorcan
befurtheranalysedintotheDisplacement factorandtheDistortionfactor.
Plotv[x]*i[x], {x, 0, 20/1000}, Filling-> Axis,
PlotStyle -> Thick, Blue, AxesLabel -> {Sec, Watt}, PlotRange -> {0, 72}
T = 10/1000;
Pav = 1/T *
0
T
v[x]*i[x]ⅆx;
N[Pav]
pf = Pav/(Vrms *Irms );
Npf
DispFactor= CosFundamentalHarmonicAngle *Pi180
DistortionFactor= pfDispFactor
Theperiodiccurrentcanbebrokendownintoits
frequencycomponents orintoitsharmonics .These
components arecomputed usingWoodward'snotationasbelow
Ipk := 1.76
Ipksin:= 1.28
alpha := 22.5
f := 50
ta := alpha90*14*f
sinc[x_] := Sincx*Pi
rect[t_, a_, w_] := HeavisidePi[(t - a)/w];
mysinc f_, a_, w_ := w*sincf*w*E^-I*2*Pi*a*f
newMySincf_, a_, w_, d_ :=
w*sincf + d*w*E^-I*2*Pi*a*f + d*I/2 -
w*sincf - d*w*E^-I*2*Pi*a*f - d*I/2;
ma := ta + 14*f*0.5
mb := ta + 54*f*0.5
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width:= 14*f - ta
am := 14*f + width2
bm := 34*f + width2
ia[t_] := Ipk*rectt, ma , width - rectt, mb , width +
Ipksin*Sin2*Pi*f*t*rectt, am , width + rectt, bm , width
Ploti[t], t, 0, 1f
Iaf_ := Ipk*mysinc f, ma , width - mysinc f, mb , width +
Ipksin*newMySincf, am , width, 50 + newMySincf, bm , width, 50
A[n_] := ReIaf*n*2*f
B[n_] := -1*Im Iaf*n*2*f
aexact = Table[A[x], {x, 0, 1000}];
bexact = Table[B[x], {x, 0, 1000}];
ListPlotSqrtaexact^2 + bexact^2, Filling-> Axis,
PlotRange -> {{0, 40}, {0, 4.0}}, PlotStyle -> Blue
HarmonicCurrent [t_, n_] :=
aexact[[n + 1]]*Cos2*Pi*50*n*t + bexact[[n + 1]]*Sin2*Pi*50*n*t;
iapprox[t_, n_] := Sum HarmonicCurrent t, k, k, 1, n;
Plotiapprox[t, 1], iapprox[t, 3], iapprox[t, 5], iapprox[t, 7],
iapprox[t, 9], iapprox[t, 1000], i[x], t, 0, 1f
h := Sqrtaexact^2 + bexact^2
ListPloth, Filling-> Axis, PlotRange -> {{0, 40}, {0, 4.0}},
PlotStyle -> Blue
Bothvoltageandthefundamental currentcanbeplottedtogetherwithanamplitude of1inordertoseethedisplacement anglebetweenthem
asshownbelow.ThisangleindegreesistheFundamental Harmonic Angle.
FundamentalHarmonicAngle
CosFundamentalHarmonicAngle *Pi180
Plotv[x]/(12*Sqrt[2]), iapprox[x, 1]h[[2]], {x, 0, 20/1000}
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Appendix C
The Layout of the Prototype Circuits
in Chapter 3
The layout of the prototype circuit of the proposed single phase rectiﬁer is shown in
ﬁgure C.1.
The layout of the prototype circuit of the proposed control scheme for the new single
phase rectiﬁer system is shown in ﬁgure C.2.
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Appendix D
The Layout of the Prototype Circuit
and the Simulation Model in Chapter 4
The layout of the prototype circuit of the proposed buck-boost DC-DC converter is shown
in ﬁgure D.1.
The layout of the simulation model of the proposed buck-boost DC-DC converter
using LT spice IV 4.22 is shown in ﬁgure D.2.
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 Figure D.2: The Layout of the Simulation Model of the Proposed Buck-Boost DC-DC
Converter
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Appendix E
Practical case studies of the proposed
buck-boost DC-DC converter in
Chapter 4
E.1 Case Study 3
The experimental current waveforms of the buck stage are shown in ﬁgures E.1, E.2
respectively. The primary and secondary winding currents of T1, main inductor current
and the gate signal of switch S2 are shown in ﬁgure E.3, while the current waveforms
of the boost stage and the output current are all shown in ﬁgure E.4. The measured
eﬃciency for this particular case is 97.7%.
E.2 Case Study 4
The experimental current waveforms of the buck stage are shown in ﬁgures E.5, E.6
respectively. The primary and secondary winding currents of T1, main inductor current
and the gate signal of switch S2 are shown in ﬁgure E.7, while the current waveforms
of the boost stage and the output current are all shown in ﬁgure E.8. The measured
eﬃciency for this particular case is 95.2%.
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Figure E.1: Experimental Current Waveforms of Case Study 3: (a) input current, (b)
primary winding current of T1, (c) secondary winding current of T1
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Figure E.2: Experimental Current Waveforms of Case Study 3: (a) current of capacitor
Ci, (b) current of diode D1, (c) current of diode D2,
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Figure E.3: Experimental Current Waveforms of Case Study 3: (a) primary and sec-
ondary winding currents of T1, (b) main inductor current L2, (c) switching signal of
switch S2
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Figure E.4: Experimental Current Waveforms of Case Study 3: (a) current of diode D3,
(b) current of diode D4, (c) output current iout
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Figure E.5: Experimental Current Waveforms of Case Study 4: (a) input current, (b)
primary winding current of T1, (c) secondary winding current of T1
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Figure E.6: Experimental Current Waveforms of Case Study 4: (a) current of capacitor
Ci, (b) current of diode D1, (c) current of diode D2,
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Figure E.7: Experimental Current Waveforms of Case Study 4: (a) primary and sec-
ondary winding currents of T1, (b) main inductor current L2, (c) switching signal of
switch S2
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Figure E.8: Experimental Current Waveforms of Case Study 4: (a) current of diode D3,
(b) current of diode D4, (c) output current iout
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Appendix F
Simulated case studies of the proposed
buck-boost DC-DC converter in
Chapter 4
F.1 Case Study 3
The simulated current waveforms of the buck stage are shown in ﬁgures F.1, F.2 respec-
tively. The primary and secondary winding currents of T1, main inductor current and
the gate signal of switch S2 are shown in ﬁgure F.3, while the current waveforms of the
boost stage and the output current are all shown in ﬁgure F.4.
F.2 Case Study 4
The simulated current waveforms of the buck stage are shown in ﬁgures F.5, F.6 respec-
tively. The primary and secondary winding currents of T1, main inductor current and
the gate signal of switch S2 are shown in ﬁgure F.7, while the current waveforms of the
boost stage and the output current are all shown in ﬁgure F.8.
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Figure F.1: Simulated Current Waveforms of Case Study 3: (a) input current, (b) pri-
mary winding current of T1, (c) secondary winding current of T1
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Figure F.2: Simulated Current Waveforms of Case Study 3: (a) current of capacitor Ci,
(b) current of diode D1, (c) current of diode D2,
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Figure F.3: Simulated Current Waveforms of Case Study 3: (a) primary and secondary
winding currents of T1, (b) main inductor current L2, (c) switching signal of switch S2
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Figure F.4: Simulated Current Waveforms of Case Study 3: (a) current of diode D3, (b)
current of diode D4, (c) output current iout
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Figure F.5: Simulated Current Waveforms of Case Study 4: (a) input current, (b) pri-
mary winding current of T1, (c) secondary winding current of T1
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Figure F.6: Simulated Current Waveforms of Case Study 4: (a) current of capacitor Ci,
(b) current of diode D1, (c) current of diode D2,
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Figure F.7: Simulated Current Waveforms of Case Study 4: (a) primary and secondary
winding currents of T1, (b) main inductor current L2, (c) switching signal of switch S2
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Figure F.8: Simulated Current Waveforms of Case Study 4: (a) current of diode D3, (b)
current of diode D4, (c) output current iout
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Appendix G
A New Three Phase Buck Converter
Using Three-Single Modules of Single
Phase Buck Converters
G.1 Introduction
Three phase AC-DC step-down converters employ three phase diode bridge rectiﬁers are
widely used in many applications due to the low cost and the simplicity in construction.
Switching power supplies; adjustable speed AC motor drivers; and many others industrial
systems are some of these applications.
Three phase AC-DC converters connected to the mains AC supply are injected a
considerable amount of harmonics due to the pulsating line current particularly in big
scale loads as in the commercial and industrial loads. Harmonics are responsible for
many problems facing the AC power networks. Low input power factor and the mains
voltage distortion are some of these serious consequences of high harmonic content of
the line current of such non-linear loads.
Many techniques have been proposed to alleviate the eﬀects of these non-linear loads
on the mains. These techniques involved many attempts to shape the input current to
be in a sinusoidal waveform and in-phase with the input voltage. Power factor correction
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techniques are also used to reduce the eﬀects of the conventional three phase rectiﬁer
system on the utility.
A brief survey can be presented to the main ideas of some of these techniques.
Lin et al. [86] proposed a three phase four-wire rectiﬁer, the proposed circuit conﬁgu-
ration consists of one conventional three phase diode bridge rectiﬁer; three power switches
with half DC voltage stress; three boost inductors on the AC side and two capacitors
on the DC side. The experimental results conﬁrmed the performance of the proposed
technique at correcting the input power factor and eliminating the neutral current.
Mehl and Barbi [87] presented a three phase bridge rectiﬁer with three low-power
bidirectional switches and two capacitors in the DC side of the rectiﬁer. The third
harmonic component in this architecture is eliminated as there is no connection needed
to the AC system neutral wire. The bidirectional switches are ﬁred at low frequency
with simple gating circuit, thus the switching loss is low. The proposed circuit achieved
a high input power factor over an extending output power range.
The same circuit conﬁguration of [87] is proposed in [88], but with a diﬀerent control
approach. The prototype circuit of the bidirectional switch consists of four diodes and
one IGBT or MOSFET. The results proved the ability of the proposed control scheme to
improve the input power factor and stabilise the output voltage against the load changes.
A three phase single-switch quadratic buck converter architecture proposed in [8991].
It is the equivalent of two cascaded buck converters. The relationship between the output
and the input voltage in this converter is proportional to D2 instead of just D. This
means that for lower output voltage, the switch does not require to remain open for
as long a time as it does for the conventional buck converter. The main feature of
this converter is the capability to operate with an input power factor correction over a
wider range of operating conditions than the conventional three phase single switch buck
converter. This is because it is a quadratic converter and it can operate with a smaller
variation in duty cycle over a wide variation in input voltage with lower switch peak
voltage. Balanced three phase sinusoidal input currents are produced with a satisfactory
power factor correction is obtained by this converter.
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A three phase two switch buck converter with LC ﬁlter in the AC side is presented
in [92]. The voltage stress of the AC side capacitor is limited to the peak value of the
phase voltages rather than the line voltage in the conventional converter (operates with
almost half the switch voltage stress in the conventional converter). The feasibility of
the proposed converter is veriﬁed with the experimental results of the prototype circuit.
An isolated three phase buck converter presented in [93]. This converter is based
on the Scott transformer and two-single modules of single phase buck converter. Two
single-phase single switch buck converters connected in series with a balanced split DC
bus. The low-pass input ﬁlter is obtained with the leakage inductance of the Scott
transformer, thus it is not necessary to add an input inductors. The output inductors
are coupled, which reduces the size of the converter. The resulting input line currents
are nearly sinusoidal with a unity input power factor is obtained.
The same topology of using the Scott transformer and two-single modules of single
phase buck converter is presented in [94]. A new series connection technique is performed
in this architecture and each buck module is rated for half of the output power. The
resulting input currents are nearly sinusoidal with low harmonic distortion and unity
input power factor are achieved. The same circuit concept in [94] is proposed in [95],
but with two interleaved modules of single phase buck converters and one diode less.
Carbone et al. [96] proposed a new three phase rectiﬁer consists of three-single modules
of single phase bridge rectiﬁer connected in series on the DC side. The power factor can
be corrected by means of simple passive circuit at the AC side of each of the rectiﬁer
circuits.
A three phase buck converter is presented in this chapter. The main idea of this
project was essentially proposed by MD. R. Islam as his ﬁnal year project in Plymouth
University 2011. Some modiﬁcations has been added to the control scheme and the
prototype circuit in order to make this circuit operates more reliable and eﬃciently.
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G.2 Three-Phase Buck Converter Using Three-Single
Modules of Single-Phase Buck Converters
G.2.1 Circuit Conﬁguration
The circuit conﬁguration of the proposed three-phase converter is illustrated in ﬁgure
G.1
3−Phase
Supply
Phase  B  Circuit
Phase  C  Circuit
Control Circuit
Load
L
C
A
B
C
Figure G.1: Proposed Three-Single Phase Buck-Type Converter
This converter consists of three-single modules of single phase buck-type converters
and a switching circuit. The switching circuit is built-up of three switches which con-
necting the DC side of the three-single modules from one side with the DC bus of the
converter from the other side of the switch. The proposed control method is designed
to ensure a fair participation of each single module in serving the connected load. This
can be done by depending a cycle-order manner with a suitable switching frequency.
Diﬀerent switching frequencies can be applied, this is strongly depends on the type of
the used switching devices and the control scheme.
The main aims of the new converter architecture is to increase the eﬃciency of the
conventional three phase buck converter. This converter also provides a margin of relia-
bility for the three-phase power supply as in case of failure or interruption of one phase
of the three phase system or being out of service for any other reason, the rest of two
phases still serving the connected load without the need to cut oﬀ the service. That can
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be done easily by using simple live line detector for each phase with simple modiﬁcation
in the control scheme that control the action of the switching circuit.
This converter can be also used for the unbalanced distribution networks if it is follows
by appropriate inverting system to restore the balance status [97].
G.2.2 Principles of Operation
The principle of operation of the new converter circuit can be demonstrated as follow
• A three phase four-wire power supply (star connection) feeds three-single phase
buck-type converters. These three modules is clearly illustrated in ﬁgure G.1.
• The DC link of each of the three modules is connected to the switching circuit. The
switching circuit consists of three MOSFETs switches (A, B, C) with one switch
for each single module as indicated in the same ﬁgure.
• The action of these three switches is controlled by the proposed control scheme,
which has been designed to drive the switches in cycle-order manner, in order to
ensure a symmetrical and equal participation of each single module in serving the
connected load.
G.3 The Experimental Set-up
The prototype circuits of the new converter and the conventional three phase converter
have been designed, fabricated, and tested. In order to prove the validity of the new
converter in terms of system eﬃciency, a comparison between the performances of the new
and the conventional converters has been done. Two cases studies have been undertaken:
• Conventional three phase buck converter.
• Proposed three phase buck converter.
In both cases, identical loading condition of 24 Ω resistive load has been applied.
Two input power supply have been used:
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1. Three phase 24 V (rms) for the conventional converter.
2. Three single-phase 24 V (rms) for the proposed converter.
This is considered the main limitation in this comparison, as the two prototype
circuits have been fed by two diﬀerent power supplies. This is because the non availability
of three phase four-wires power supply during the experiment (logistical limitations). In
order to make a fair comparison between the two cases, both converters should be fed
by the same power supply.
G.4 Experimental Results of Cases Studies
G.4.1 Conventional three-phase buck converter
The layout of the prototype circuit of the conventional three phase converter is shown
in ﬁgure G.2.
This circuit is designed to get an output DC voltage of 12 V, 0.5 Amp, from a 24 V
(rms) supply voltage. The practical results of this case study are illustrated below:
Vi = 24V ; Ii = 0.33A
Pi = 13.7W
Vo = 11.8 V DC ; Io = 0.49 A DC
Po = 5.8 W
Efficiency =
Po
Pi
= 42%
From the value of the observed eﬃciency, this system causes signiﬁcant losses. A
solution to address the power losses in the conventional system is discussed in the new
converter system.
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G.4.2 Proposed three-phase buck converter
The entire prototype circuit of the new converter is built-up of three separate prototypes
circuits:
• The ﬁrst prototype circuit consists of three-single phase rectiﬁers. The layout of
the prototype circuit of the three-single modules of single phase rectiﬁers is shown
in ﬁgure G.3.
• The second prototype circuit consists of three-single phase buck converters. The
layout of the prototype circuit of a single phase buck converter is shown in ﬁgure
G.4.
• The third prototype circuit is included the control circuit and the three-switch
arrangement.
The layout of the prototype circuit of the proposed control scheme for the new
three phase converter system is shown in ﬁgure G.5.
In order to study the performance of the new converter in terms of eﬃciency, many
tests points have been done with diﬀerent operating conditions as follows:
1. Phase A, B, and C are all turned On.
• AC side test results:
Va = Vb = Vc = 24V .
Ia, Ib, Ic, are: 0.177, 0.021, and 0.101A respectively.
Pa, Pb, Pc, are: 4.24, 0.50, and 2.42W respectively.
Pi = 4.24 + 0.50 + 2.42 = 7.16W .
• DC side test results:
Va, Vb, Vc, are: 12, 12.09, and 12.03V respectively.
Ia, Ib, Ic, are: 0.32, 0.01, and 0.18A respectively.
Pa, Pb, Pc, are: 3.84, 0.12, and 2.16W respectively.
Po = 3.84 + 0.12 + 2.16 = 6.12W .
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The overall system eﬃciency for this test point is found to be 85.4%.
2. Phase A & B On, Phase C turned Oﬀ.
The system eﬃciency for this test point is found to be 89%.
3. Phase A & C On, Phase B turned Oﬀ.
The system eﬃciency for this case is found to be 85.18%.
4. Phase B & C On, Phase A turned Oﬀ.
The system eﬃciency for this test point is found to be 76.32%.
G.5 Summary and Conclusions
• A new three phase buck converter is presented in this appendix.
• The circuit conﬁguration and the principles of operation of the new converter is
presented.
• The architecture of the new converter is composed of three-single modules of single
phase buck-type converters.
• The DC link of each of the three-single modules is connected to the DC link of the
main converter by a switch.
• A control circuit has been designed to control the action of the switching circuit
which is composed of three switches.
• The function of the control circuit is to drive the switches in cycle-order manner,
in order to ensure a symmetrical and equal participating of each single module in
serving the connected load.
• The prototype circuits of the proposed and the conventional converters have been
designed, fabricated and tested.
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• A comparison between the performances of the conventional and the new converters
in terms of eﬃciency have been done by conducting two case studies under identical
testing conditions.
• The experimental results proved the ability of the new converter to improve the
system eﬃciency by 50% compared to that in the conventional buck converter.
• The results also showed in case of one phase of the three phase system being out
of service for any reason, the new converter continues working with a reasonable
eﬃciency compared to the conventional converter. This considered another fea-
ture for the proposed converter because it provides a margin of the reliability and
continuity for the three phase power supplies.
• The results also showed an inequality sharing between the three-single modules to
serve the connected load. This considered a very undesirable case, as that can lead
to leave the balance status in the three phase system. The reasons for that are
listed below:
 The use of the same single phase power supply to feed the three-single modules
of the single phase converters, while it should be fed by a three phase four-wire
power supply (star connected).
 The inaccurate operation of the proposed switching circuit because there is
some delay and interference in the work of the switching devices in this circuit.
• It is easy to overcome the ﬁrst reason when a three phase four-wire power supply
with a suﬃcient output rating becomes available. The second reason has to be
taken into the consideration in any future attempt to design the switching circuit
of this converter, in order to make this circuit work more precisely and eﬃciently.
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